summaryrefslogtreecommitdiff
path: root/firmware/target/arm/s3c2440/uart-s3c2440.h
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/target/arm/s3c2440/uart-s3c2440.h')
-rw-r--r--firmware/target/arm/s3c2440/uart-s3c2440.h24
1 files changed, 14 insertions, 10 deletions
diff --git a/firmware/target/arm/s3c2440/uart-s3c2440.h b/firmware/target/arm/s3c2440/uart-s3c2440.h
index 01a8f67ea1..38790af8e8 100644
--- a/firmware/target/arm/s3c2440/uart-s3c2440.h
+++ b/firmware/target/arm/s3c2440/uart-s3c2440.h
@@ -22,16 +22,17 @@
22#ifndef __UART_S3C2440_H__ 22#ifndef __UART_S3C2440_H__
23#define __UART_S3C2440_H__ 23#define __UART_S3C2440_H__
24 24
25#define UART_DEBUG 0 25/* target specific */
26#define DEBUG_UART_PORT 0
26 27
27#define UART_NO_PARITY 0 28#define UART_NO_PARITY 0
28#define UART_ODD_PARITY 4 29#define UART_ODD_PARITY 4
29#define UART_EVEN_PARITY 5 30#define UART_EVEN_PARITY 5
30#define UART_MARK_PARITY 6 31#define UART_MARK_PARITY 6
31#define UART_SPACE_PARITY 7 32#define UART_SPACE_PARITY 7
32 33
33#define UART_1_STOP_BIT 0 34#define UART_1_STOP_BIT 0
34#define UART_2_STOP_BIT 1 35#define UART_2_STOP_BIT 1
35 36
36bool uart_init (void); 37bool uart_init (void);
37void uart_printf (const char *format, ...); 38void uart_printf (const char *format, ...);
@@ -39,10 +40,13 @@ void uart_printf (const char *format, ...);
39/* low level routines */ 40/* low level routines */
40bool uart_init_device (unsigned dev); 41bool uart_init_device (unsigned dev);
41bool uart_config (unsigned dev, unsigned speed, unsigned num_bits, unsigned parity, unsigned stop_bits); 42bool uart_config (unsigned dev, unsigned speed, unsigned num_bits, unsigned parity, unsigned stop_bits);
42bool uart_send (unsigned dev, char *buf, unsigned len);
43 43
44bool uart_tx_ready (unsigned dev);
45bool uart_send_byte (unsigned dev, char ch);
46bool uart_send_buf (unsigned dev, char *buf, unsigned len);
47
48bool uart_rx_ready (unsigned dev);
44char uart_read_byte (unsigned dev); 49char uart_read_byte (unsigned dev);
45char uart_rx_ready (unsigned dev);
46 50
47 51
48#endif 52#endif