summaryrefslogtreecommitdiff
path: root/firmware/target/arm/s3c2440/system-target.h
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/target/arm/s3c2440/system-target.h')
-rw-r--r--firmware/target/arm/s3c2440/system-target.h40
1 files changed, 22 insertions, 18 deletions
diff --git a/firmware/target/arm/s3c2440/system-target.h b/firmware/target/arm/s3c2440/system-target.h
index 9808d31255..cf3db301eb 100644
--- a/firmware/target/arm/s3c2440/system-target.h
+++ b/firmware/target/arm/s3c2440/system-target.h
@@ -27,30 +27,34 @@
27/* TODO: Needs checking/porting */ 27/* TODO: Needs checking/porting */
28 28
29#ifdef GIGABEAT_F 29#ifdef GIGABEAT_F
30#define CPUFREQ_DEFAULT 98784000 30 #define CPUFREQ_DEFAULT 98784000
31#define CPUFREQ_NORMAL 98784000 31 #define CPUFREQ_NORMAL 98784000
32#define CPUFREQ_MAX 296352000 32 #define CPUFREQ_MAX 296352000
33 33
34#ifdef BOOTLOADER 34 #ifdef BOOTLOADER
35/* All addresses within rockbox are in IRAM in the bootloader so 35 /* All addresses within rockbox are in IRAM in the bootloader so
36 are therefore uncached */ 36 are therefore uncached */
37#define UNCACHED_ADDR(a) (a) 37 #define UNCACHED_ADDR(a) (a)
38#else /* !BOOTLOADER */ 38 #else /* !BOOTLOADER */
39#define UNCACHED_BASE_ADDR 0x30000000 39 #define UNCACHED_BASE_ADDR 0x30000000
40#define UNCACHED_ADDR(a) ((typeof(a))((unsigned int)(a) | UNCACHED_BASE_ADDR )) 40 #define UNCACHED_ADDR(a) ((typeof(a))((unsigned int)(a) | UNCACHED_BASE_ADDR ))
41#endif /* BOOTLOADER */ 41 #endif /* BOOTLOADER */
42 42
43#elif defined(MINI2440) 43#elif defined(MINI2440)
44 44
45#define CPUFREQ_DEFAULT 101250000 45 #define CPUFREQ_DEFAULT 101250000
46#define CPUFREQ_NORMAL 101250000 46 #define CPUFREQ_NORMAL 101250000
47#define CPUFREQ_MAX 405000000 47 #define CPUFREQ_MAX 405000000
48 48
49#define UNCACHED_BASE_ADDR 0x30000000 49 #define UNCACHED_BASE_ADDR 0x30000000
50#define UNCACHED_ADDR(a) ((typeof(a))((unsigned int)(a) | UNCACHED_BASE_ADDR )) 50 #define UNCACHED_ADDR(a) ((typeof(a))((unsigned int)(a) | UNCACHED_BASE_ADDR ))
51 51
52 #define FCLK 405000000
53 #define HCLK (FCLK/4) /* = 101,250,000 */
54 #define PCLK (HCLK/2) /* = 50,625,000 */
55
52#else 56#else
53#error Unknown target 57 #error Unknown target
54#endif 58#endif
55 59
56 60