summaryrefslogtreecommitdiff
path: root/firmware/export
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/export')
-rw-r--r--firmware/export/config.h5
-rw-r--r--firmware/export/imx31l.h10
2 files changed, 12 insertions, 3 deletions
diff --git a/firmware/export/config.h b/firmware/export/config.h
index c3dd4fde93..070bd959b7 100644
--- a/firmware/export/config.h
+++ b/firmware/export/config.h
@@ -826,6 +826,11 @@ Lyre prototype 1 */
826 826
827#endif /* CPU_PP */ 827#endif /* CPU_PP */
828 828
829#if CONFIG_CPU == IMX31L
830#define NOCACHEBSS_ATTR __attribute__((section(".ncbss"),nocommon))
831#define NOCACHEDATA_ATTR __attribute__((section(".ncdata"),nocommon))
832#endif
833
829#ifndef CONFIG_CORELOCK 834#ifndef CONFIG_CORELOCK
830#define CONFIG_CORELOCK CORELOCK_NONE 835#define CONFIG_CORELOCK CORELOCK_NONE
831#endif 836#endif
diff --git a/firmware/export/imx31l.h b/firmware/export/imx31l.h
index 66ae0acc4d..ea92d059cc 100644
--- a/firmware/export/imx31l.h
+++ b/firmware/export/imx31l.h
@@ -35,14 +35,18 @@
35#define FRAME_SIZE (240*320*2) 35#define FRAME_SIZE (240*320*2)
36/* Rockbox framebuffer address, not retail OS */ 36/* Rockbox framebuffer address, not retail OS */
37#define FRAME_PHYS_ADDR (TTB_BASE_ADDR - FRAME_SIZE) 37#define FRAME_PHYS_ADDR (TTB_BASE_ADDR - FRAME_SIZE)
38#define FRAME ((void *)(FRAME_PHYS_ADDR-CSD0_BASE_ADDR)) 38#define FRAME ((void *)(FRAME_PHYS_ADDR+0x100000-CSD0_BASE_ADDR))
39
40#define CACHEALIGN_SIZE 32
41#define NOCACHE_BASE CSD0_BASE_ADDR
39 42
40#define DEVBSS_ATTR __attribute__((section(".devbss"),nocommon))
41/* USBOTG */ 43/* USBOTG */
42#define USB_QHARRAY_ATTR __attribute__((section(".qharray"),nocommon,aligned(2048))) 44#define USB_QHARRAY_ATTR __attribute__((section(".qharray"),nocommon,aligned(2048)))
43#define USB_NUM_ENDPOINTS 8 45#define USB_NUM_ENDPOINTS 8
44#define USB_DEVBSS_ATTR DEVBSS_ATTR 46#define USB_DEVBSS_ATTR NOCACHEBSS_ATTR
45#define USB_BASE OTG_BASE_ADDR 47#define USB_BASE OTG_BASE_ADDR
48#define QHARRAY_SIZE ((64*USB_NUM_ENDPOINTS*2 + 2047) & (0xffffffff - 2047))
49#define QHARRAY_PHYS_ADDR ((FRAME_PHYS_ADDR - QHARRAY_SIZE) & (0xffffffff - 2047))
46 50
47/* 51/*
48 * AIPS 1 52 * AIPS 1