diff options
author | Aidan MacDonald <amachronic@protonmail.com> | 2023-11-30 21:44:20 +0000 |
---|---|---|
committer | Aidan MacDonald <amachronic@protonmail.com> | 2023-11-30 21:46:56 +0000 |
commit | 857267e9df26b8fc94f95c106126760a6c03319e (patch) | |
tree | cc9d940070cf36da61a545fcbc1da2734899b18f /firmware | |
parent | 4e53ec80b55ff7a342f6ad9a3da2ad0dc2ef16f9 (diff) | |
download | rockbox-857267e9df26b8fc94f95c106126760a6c03319e.tar.gz rockbox-857267e9df26b8fc94f95c106126760a6c03319e.zip |
x1000: Support GD5F1GQ5xExx NAND chips
This is basically identical to the GD5F1GQ4xExx series, except for
the addition of double-data-rate transfer modes (which are useless
for us). These devices may be found in some Surfans F20s.
Change-Id: I2c04c86bd88f2e27d813de7fe01712ce365ba077
Diffstat (limited to 'firmware')
-rw-r--r-- | firmware/target/mips/ingenic_x1000/nand-x1000.c | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/firmware/target/mips/ingenic_x1000/nand-x1000.c b/firmware/target/mips/ingenic_x1000/nand-x1000.c index a0efbb2cbe..af0f972eae 100644 --- a/firmware/target/mips/ingenic_x1000/nand-x1000.c +++ b/firmware/target/mips/ingenic_x1000/nand-x1000.c | |||
@@ -94,6 +94,7 @@ static const struct nand_chip chip_gd5f1gq4xexx = { | |||
94 | }; | 94 | }; |
95 | 95 | ||
96 | #define chip_ds35x1gaxxx chip_gd5f1gq4xexx | 96 | #define chip_ds35x1gaxxx chip_gd5f1gq4xexx |
97 | #define chip_gd5f1gq5xexxg chip_gd5f1gq4xexx | ||
97 | 98 | ||
98 | const struct nand_chip_id supported_nand_chips[] = { | 99 | const struct nand_chip_id supported_nand_chips[] = { |
99 | NAND_CHIP_ID(&chip_ato25d1ga, NAND_READID_ADDR, 0x9b, 0x12), | 100 | NAND_CHIP_ID(&chip_ato25d1ga, NAND_READID_ADDR, 0x9b, 0x12), |
@@ -102,6 +103,8 @@ const struct nand_chip_id supported_nand_chips[] = { | |||
102 | NAND_CHIP_ID(&chip_gd5f1gq4xexx, NAND_READID_ADDR, 0xc8, 0xc1), | 103 | NAND_CHIP_ID(&chip_gd5f1gq4xexx, NAND_READID_ADDR, 0xc8, 0xc1), |
103 | NAND_CHIP_ID(&chip_ds35x1gaxxx, NAND_READID_ADDR, 0xe5, 0x71), /* 3.3 V */ | 104 | NAND_CHIP_ID(&chip_ds35x1gaxxx, NAND_READID_ADDR, 0xe5, 0x71), /* 3.3 V */ |
104 | NAND_CHIP_ID(&chip_ds35x1gaxxx, NAND_READID_ADDR, 0xe5, 0x21), /* 1.8 V */ | 105 | NAND_CHIP_ID(&chip_ds35x1gaxxx, NAND_READID_ADDR, 0xe5, 0x21), /* 1.8 V */ |
106 | NAND_CHIP_ID(&chip_gd5f1gq5xexxg, NAND_READID_ADDR, 0xc8, 0x51), /* 3.3 V */ | ||
107 | NAND_CHIP_ID(&chip_gd5f1gq5xexxg, NAND_READID_ADDR, 0xc8, 0x41), /* 1.8 V */ | ||
105 | }; | 108 | }; |
106 | 109 | ||
107 | const size_t nr_supported_nand_chips = ARRAYLEN(supported_nand_chips); | 110 | const size_t nr_supported_nand_chips = ARRAYLEN(supported_nand_chips); |