diff options
author | Rafaël Carré <rafael.carre@gmail.com> | 2010-06-20 02:01:03 +0000 |
---|---|---|
committer | Rafaël Carré <rafael.carre@gmail.com> | 2010-06-20 02:01:03 +0000 |
commit | ad375c0bbce6bbf15c84c5cb0f708afc21fd2adf (patch) | |
tree | 4478346be8dd944b1da4f2d6658c4e62bef68452 /firmware/target/arm/as3525/clock-target.h | |
parent | 9d242ab16748c93df5acd1cb57162a3b644fa73e (diff) | |
download | rockbox-ad375c0bbce6bbf15c84c5cb0f708afc21fd2adf.tar.gz rockbox-ad375c0bbce6bbf15c84c5cb0f708afc21fd2adf.zip |
Revert r26937 (as3525v2: use 248MHz PLL)
This caused mounting of µSD to fail on Fuzev2 in some cases, although
the card is detected properly
This might be the cause of playback glitches (more frequent for lossless
files) on clipv2
Trying to set the main PLL at 384MHz and FCLK at 240MHz didn't work, so
there might be some problems not understood yet
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@26979 a1c6a512-1295-4272-9138-f99709370657
Diffstat (limited to 'firmware/target/arm/as3525/clock-target.h')
-rw-r--r-- | firmware/target/arm/as3525/clock-target.h | 11 |
1 files changed, 6 insertions, 5 deletions
diff --git a/firmware/target/arm/as3525/clock-target.h b/firmware/target/arm/as3525/clock-target.h index b8cb718592..1689c59448 100644 --- a/firmware/target/arm/as3525/clock-target.h +++ b/firmware/target/arm/as3525/clock-target.h | |||
@@ -70,8 +70,8 @@ | |||
70 | * - bit 12 = unknown (always set to 1) | 70 | * - bit 12 = unknown (always set to 1) |
71 | * Fpll = Fin * F / (R * OD), where Fin = 12 MHz | 71 | * Fpll = Fin * F / (R * OD), where Fin = 12 MHz |
72 | */ | 72 | */ |
73 | #define AS3525_PLLA_FREQ 248000000 | 73 | #define AS3525_PLLA_FREQ 240000000 |
74 | #define AS3525_PLLA_SETTING 0x113D | 74 | #define AS3525_PLLA_SETTING 0x113B |
75 | 75 | ||
76 | #define AS3525_PLLB_FREQ 192000000 | 76 | #define AS3525_PLLB_FREQ 192000000 |
77 | #define AS3525_PLLB_SETTING 0x155F | 77 | #define AS3525_PLLB_SETTING 0x155F |
@@ -87,10 +87,11 @@ | |||
87 | */ | 87 | */ |
88 | 88 | ||
89 | #ifdef SANSA_FUZEV2 | 89 | #ifdef SANSA_FUZEV2 |
90 | /* display is unbearably slow at ~24MHz */ | 90 | /* display is unbearably slow at 24MHz |
91 | #define AS3525_DRAM_FREQ 41333334 /* Initial DRAM frequency */ | 91 | * 34285715 HZ works ok but 40MHz works even better*/ |
92 | #define AS3525_DRAM_FREQ 40000000 /* Initial DRAM frequency */ | ||
92 | #else | 93 | #else |
93 | #define AS3525_DRAM_FREQ 24800000 /* Initial DRAM frequency */ | 94 | #define AS3525_DRAM_FREQ 24000000 /* Initial DRAM frequency */ |
94 | #endif /* SANSA_FUZEV2 */ | 95 | #endif /* SANSA_FUZEV2 */ |
95 | 96 | ||
96 | #else | 97 | #else |