summaryrefslogtreecommitdiff
path: root/firmware/rolo.c
diff options
context:
space:
mode:
authorMichael Sevakis <jethead71@rockbox.org>2009-02-11 12:55:51 +0000
committerMichael Sevakis <jethead71@rockbox.org>2009-02-11 12:55:51 +0000
commit21f0c9a2829415f52b64cbdf965b01525e78f17a (patch)
treeb5cb8021097722969f75784011c9f64f991c0c3d /firmware/rolo.c
parent4cd7597172d916db9fc99bde4c03b669366f852a (diff)
downloadrockbox-21f0c9a2829415f52b64cbdf965b01525e78f17a.tar.gz
rockbox-21f0c9a2829415f52b64cbdf965b01525e78f17a.zip
Make basic cache functions into calls, and get rid of CACHE_FUNCTION_WRAPPERS and CACHE_FUNCTIONS_AS_CALL macros. Rename flush/invalidate_icache to cpucache_flush/invalidate. They're inlined only if an implementation isn't provided by defining HAVE_CPUCACHE_FLUSH/INVALIDATE.
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@19971 a1c6a512-1295-4272-9138-f99709370657
Diffstat (limited to 'firmware/rolo.c')
-rw-r--r--firmware/rolo.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/firmware/rolo.c b/firmware/rolo.c
index 6a3fcd2bbb..014f00e2c7 100644
--- a/firmware/rolo.c
+++ b/firmware/rolo.c
@@ -75,7 +75,7 @@ void rolo_restart_cop(void)
75 COP_INT_DIS = -1; 75 COP_INT_DIS = -1;
76 76
77 /* Invalidate cache */ 77 /* Invalidate cache */
78 invalidate_icache(); 78 cpucache_invalidate();
79 79
80 /* Disable cache */ 80 /* Disable cache */
81 CACHE_CTL = CACHE_CTL_DISABLE; 81 CACHE_CTL = CACHE_CTL_DISABLE;
@@ -147,7 +147,7 @@ void rolo_restart(const unsigned char* source, unsigned char* dest,
147 CPU_INT_DIS = -1; 147 CPU_INT_DIS = -1;
148 148
149 /* Flush cache */ 149 /* Flush cache */
150 flush_icache(); 150 cpucache_flush();
151 151
152 /* Disable cache */ 152 /* Disable cache */
153 CACHE_CTL = CACHE_CTL_DISABLE; 153 CACHE_CTL = CACHE_CTL_DISABLE;
@@ -174,7 +174,7 @@ void rolo_restart(const unsigned char* source, unsigned char* dest,
174 174
175#elif defined(CPU_TCC780X) || (CONFIG_CPU == S3C2440) 175#elif defined(CPU_TCC780X) || (CONFIG_CPU == S3C2440)
176 /* Flush and invalidate caches */ 176 /* Flush and invalidate caches */
177 invalidate_icache(); 177 cpucache_invalidate();
178 178
179 asm volatile( 179 asm volatile(
180 "mov pc, %0 \n" 180 "mov pc, %0 \n"