summaryrefslogtreecommitdiff
path: root/firmware/target/arm/tms320dm320/sdmmc-dm320.c
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/target/arm/tms320dm320/sdmmc-dm320.c')
-rw-r--r--firmware/target/arm/tms320dm320/sdmmc-dm320.c5
1 files changed, 3 insertions, 2 deletions
diff --git a/firmware/target/arm/tms320dm320/sdmmc-dm320.c b/firmware/target/arm/tms320dm320/sdmmc-dm320.c
index 33354a3146..e66a4cb3c7 100644
--- a/firmware/target/arm/tms320dm320/sdmmc-dm320.c
+++ b/firmware/target/arm/tms320dm320/sdmmc-dm320.c
@@ -805,8 +805,9 @@ int sd_init(void)
805 bitclr16(&IO_CLK_MOD2, CLK_MOD2_MMC); 805 bitclr16(&IO_CLK_MOD2, CLK_MOD2_MMC);
806 bitset16(&IO_CLK_INV, CLK_INV_MMC); 806 bitset16(&IO_CLK_INV, CLK_INV_MMC);
807 807
808 /* mmc module clock: 75 Mhz (AHB) / 2 = ~37.5 Mhz 808 /* mmc module clock when boosted 74.25 Mhz (AHB) / 2 = 37.125 Mhz
809 * (Frequencies above are taken from Sansa Connect's OF source code) */ 809 * default 37.125 (AHB) / 2 = 18.5625 MHz
810 * (Frequencies above are valid for Sansa Connect) */
810 IO_CLK_DIV3 = (IO_CLK_DIV3 & 0xFF00) | 0x01; 811 IO_CLK_DIV3 = (IO_CLK_DIV3 & 0xFF00) | 0x01;
811 812
812 bitset16(&IO_CLK_MOD2, CLK_MOD2_MMC); 813 bitset16(&IO_CLK_MOD2, CLK_MOD2_MMC);