summaryrefslogtreecommitdiff
path: root/firmware/target/arm/imx31/gigabeat-s/timer-imx31.c
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/target/arm/imx31/gigabeat-s/timer-imx31.c')
-rw-r--r--firmware/target/arm/imx31/gigabeat-s/timer-imx31.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/firmware/target/arm/imx31/gigabeat-s/timer-imx31.c b/firmware/target/arm/imx31/gigabeat-s/timer-imx31.c
index 9de3a9e9ec..d97743b0b8 100644
--- a/firmware/target/arm/imx31/gigabeat-s/timer-imx31.c
+++ b/firmware/target/arm/imx31/gigabeat-s/timer-imx31.c
@@ -77,7 +77,7 @@ bool _timer_set(long cycles, bool start)
77 * Reload from modulus register, 77 * Reload from modulus register,
78 * Count from load value */ 78 * Count from load value */
79 EPITCR2 = EPITCR_CLKSRC_IPG_CLK | EPITCR_WAITEN | EPITCR_IOVW | 79 EPITCR2 = EPITCR_CLKSRC_IPG_CLK | EPITCR_WAITEN | EPITCR_IOVW |
80 (1-1) << EPITCR_PRESCALER_POS | EPITCR_RLD | EPITCR_ENMOD; 80 ((1-1) << EPITCR_PRESCALER_POS) | EPITCR_RLD | EPITCR_ENMOD;
81 EPITLR2 = cycles; 81 EPITLR2 = cycles;
82 /* Event when counter reaches 0 */ 82 /* Event when counter reaches 0 */
83 EPITCMPR2 = 0; 83 EPITCMPR2 = 0;