summaryrefslogtreecommitdiff
path: root/firmware/target/arm/imx233/system-target.h
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/target/arm/imx233/system-target.h')
-rw-r--r--firmware/target/arm/imx233/system-target.h27
1 files changed, 27 insertions, 0 deletions
diff --git a/firmware/target/arm/imx233/system-target.h b/firmware/target/arm/imx233/system-target.h
index 675adb448b..4d767b3a9f 100644
--- a/firmware/target/arm/imx233/system-target.h
+++ b/firmware/target/arm/imx233/system-target.h
@@ -30,6 +30,33 @@
30#define HW_DIGCTL_BASE 0x8001C000 30#define HW_DIGCTL_BASE 0x8001C000
31#define HW_DIGCTL_MICROSECONDS (*(volatile uint32_t *)(HW_DIGCTL_BASE + 0xC0)) 31#define HW_DIGCTL_MICROSECONDS (*(volatile uint32_t *)(HW_DIGCTL_BASE + 0xC0))
32 32
33#define HW_POWER_BASE 0x80044000
34#define HW_POWER_STS (*(volatile uint32_t *)(HW_POWER_BASE + 0xc0))
35#define HW_POWER_STS__PSWITCH_BP 20
36#define HW_POWER_STS__PSWITCH_BM (3 << 20)
37
38#define HW_POWER_RESET (*(volatile uint32_t *)(HW_POWER_BASE + 0x100))
39#define HW_POWER_RESET__UNLOCK 0x3E770000
40#define HW_POWER_RESET__PWD 0x1
41
42#define HW_ICOLL_BASE 0x80000000
43
44#define HW_ICOLL_VECTOR (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x0))
45
46#define HW_ICOLL_LEVELACK (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x10))
47#define HW_ICOLL_LEVELACK__LEVEL0 0x1
48
49#define HW_ICOLL_CTRL (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x20))
50#define HW_ICOLL_CTRL__IRQ_FINAL_ENABLE (1 << 16)
51#define HW_ICOLL_CTRL__ARM_RSE_MODE (1 << 18)
52
53#define HW_ICOLL_VBASE (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x40))
54#define HW_ICOLL_INTERRUPT(i) (*(volatile uint32_t *)(HW_ICOLL_BASE + 0x120 + (i) * 0x10))
55#define HW_ICOLL_INTERRUPT__PRIORITY_BM 0x3
56#define HW_ICOLL_INTERRUPT__ENABLE 0x4
57#define HW_ICOLL_INTERRUPT__SOFTIRQ 0x8
58#define HW_ICOLL_INTERRUPT__ENFIQ 0x10
59
33#define INT_SRC_USB_CTRL 11 60#define INT_SRC_USB_CTRL 11
34#define INT_SRC_TIMER(nr) (28 + (nr)) 61#define INT_SRC_TIMER(nr) (28 + (nr))
35#define INT_SRC_LCDIF_DMA 45 62#define INT_SRC_LCDIF_DMA 45