summaryrefslogtreecommitdiff
path: root/firmware/target/arm/imx233/sansa-fuzeplus/lcd-fuzeplus.c
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/target/arm/imx233/sansa-fuzeplus/lcd-fuzeplus.c')
-rw-r--r--firmware/target/arm/imx233/sansa-fuzeplus/lcd-fuzeplus.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/firmware/target/arm/imx233/sansa-fuzeplus/lcd-fuzeplus.c b/firmware/target/arm/imx233/sansa-fuzeplus/lcd-fuzeplus.c
index 1ca159786a..a99260f105 100644
--- a/firmware/target/arm/imx233/sansa-fuzeplus/lcd-fuzeplus.c
+++ b/firmware/target/arm/imx233/sansa-fuzeplus/lcd-fuzeplus.c
@@ -168,10 +168,10 @@ static inline uint32_t decode_18_to_16(uint32_t a)
168static void setup_lcdif_clock(void) 168static void setup_lcdif_clock(void)
169{ 169{
170 /* the LCD seems to work at 24Mhz, so use the xtal clock with no divider */ 170 /* the LCD seems to work at 24Mhz, so use the xtal clock with no divider */
171 imx233_clkctrl_enable_clock(CLK_PIX, false); 171 imx233_clkctrl_enable(CLK_PIX, false);
172 imx233_clkctrl_set_clock_divisor(CLK_PIX, 1); 172 imx233_clkctrl_set_div(CLK_PIX, 1);
173 imx233_clkctrl_set_bypass_pll(CLK_PIX, true); /* use XTAL */ 173 imx233_clkctrl_set_bypass(CLK_PIX, true); /* use XTAL */
174 imx233_clkctrl_enable_clock(CLK_PIX, true); 174 imx233_clkctrl_enable(CLK_PIX, true);
175} 175}
176 176
177static uint32_t i80_read_register(uint32_t data_out) 177static uint32_t i80_read_register(uint32_t data_out)