summaryrefslogtreecommitdiff
path: root/firmware/export/s5l8700.h
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/export/s5l8700.h')
-rw-r--r--firmware/export/s5l8700.h21
1 files changed, 19 insertions, 2 deletions
diff --git a/firmware/export/s5l8700.h b/firmware/export/s5l8700.h
index 3444919bc3..b559992c6a 100644
--- a/firmware/export/s5l8700.h
+++ b/firmware/export/s5l8700.h
@@ -788,7 +788,24 @@
788/* Synopsys OTG - S5L8701 only */ 788/* Synopsys OTG - S5L8701 only */
789#define OTGBASE 0x38800000 789#define OTGBASE 0x38800000
790#define PHYBASE 0x3C400000 790#define PHYBASE 0x3C400000
791#define SYNOPSYSOTG_CLOCK 0 791
792#define SYNOPSYSOTG_AHBCFG (GAHBCFG_dma_enable | (GAHBCFG_INT_DMA_BURST_INCR4 << GAHBCFG_hburstlen_bitp) | GAHBCFG_glblintrmsk) 792/* OTG PHY control registers */
793#define OPHYPWR (*((uint32_t volatile*)(PHYBASE + 0x000)))
794#define OPHYCLK (*((uint32_t volatile*)(PHYBASE + 0x004)))
795#define ORSTCON (*((uint32_t volatile*)(PHYBASE + 0x008)))
796#define OPHYUNK3 (*((uint32_t volatile*)(PHYBASE + 0x018)))
797#define OPHYUNK1 (*((uint32_t volatile*)(PHYBASE + 0x01c)))
798#define OPHYUNK2 (*((uint32_t volatile*)(PHYBASE + 0x044)))
799
800/* 7 available EPs (0b00000000011101010000000001101011), 6 used */
801#define USB_NUM_ENDPOINTS 6
802
803/* Define this if the DWC implemented on this SoC does not support
804 dedicated FIFOs. */
805#define USB_DW_SHARED_FIFO
806
807/* Define this if the DWC implemented on this SoC does not support
808 DMA or you want to disable it. */
809// #define USB_DW_ARCH_SLAVE
793 810
794#endif /* CONFIG_CPU==S5L8701 */ 811#endif /* CONFIG_CPU==S5L8701 */