summaryrefslogtreecommitdiff
path: root/firmware/export/as3525v2.h
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/export/as3525v2.h')
-rw-r--r--firmware/export/as3525v2.h39
1 files changed, 39 insertions, 0 deletions
diff --git a/firmware/export/as3525v2.h b/firmware/export/as3525v2.h
index 4c571f2a22..3778ff7785 100644
--- a/firmware/export/as3525v2.h
+++ b/firmware/export/as3525v2.h
@@ -45,4 +45,43 @@
45#undef USB_DEVBSS_ATTR 45#undef USB_DEVBSS_ATTR
46#define USB_DEVBSS_ATTR __attribute__((aligned(32))) 46#define USB_DEVBSS_ATTR __attribute__((aligned(32)))
47 47
48#define USBPHY_REG(offset) (*(volatile uint32_t*)(OTGBASE + offset))
49
50/** User HW Config1 Register */
51#define GHWCFG1 USBPHY_REG(0x044)
52#define GHWCFG1_epdir_bitp(ep) (2 * (ep))
53#define GHWCFG1_epdir_bits 0x3
54#define GHWCFG1_EPDIR_BIDIR 0
55#define GHWCFG1_EPDIR_IN 1
56#define GHWCFG1_EPDIR_OUT 2
57
58/** User HW Config2 Register */
59#define GHWCFG2 USBPHY_REG(0x048)
60#define GHWCFG2_arch_bitp 3 /** Architecture */
61#define GHWCFG2_arch_bits 0x3
62#define GHWCFG2_hs_phy_type_bitp 6 /** High speed PHY type */
63#define GHWCFG2_hs_phy_type_bits 0x3
64#define GHWCFG2_fs_phy_type_bitp 8 /** Full speed PHY type */
65#define GHWCFG2_fs_phy_type_bits 0x3
66#define GHWCFG2_num_ep_bitp 10 /** Number of endpoints */
67#define GHWCFG2_num_ep_bits 0xf
68#define GHWCFG2_dyn_fifo (1 << 19) /** Dynamic FIFO */
69/* For GHWCFG2_HS_PHY_TYPE and GHWCFG2_FS_PHY_TYPE */
70#define GHWCFG2_PHY_TYPE_UNSUPPORTED 0
71#define GHWCFG2_PHY_TYPE_UTMI 1
72#define GHWCFG2_ARCH_INTERNAL_DMA 2
73
74/** User HW Config3 Register */
75#define GHWCFG3 USBPHY_REG(0x04C)
76#define GHWCFG3_dfifo_len_bitp 16 /** Total fifo size */
77#define GHWCFG3_dfifo_len_bits 0xffff
78
79/** User HW Config4 Register */
80#define GHWCFG4 USBPHY_REG(0x050)
81#define GHWCFG4_utmi_phy_data_width_bitp 14 /** UTMI+ data bus width */
82#define GHWCFG4_utmi_phy_data_width_bits 0x3
83#define GHWCFG4_ded_fifo_en (1 << 25) /** Dedicated Tx FIFOs */
84#define GHWCFG4_num_in_ep_bitp 26 /** Number of IN endpoints */
85#define GHWCFG4_num_in_ep_bits 0xf
86
48#endif /* __AS3525V2_H__ */ 87#endif /* __AS3525V2_H__ */