summaryrefslogtreecommitdiff
path: root/gdb
diff options
context:
space:
mode:
authorSolomon Peachy <pizza@shaftnet.org>2021-04-23 11:31:58 -0400
committerSolomon Peachy <pizza@shaftnet.org>2021-04-26 07:42:58 -0400
commit7d0d32dbc65a8332a49aeed3a97e24cb109958b2 (patch)
tree36ce03b1b8564bedfd8e3df0ec088a0fc6bdc06f /gdb
parent3ba2f6e5c7383c5d7a6f8a1c38b6b5403a8a5dcb (diff)
downloadrockbox-7d0d32dbc65a8332a49aeed3a97e24cb109958b2.tar.gz
rockbox-7d0d32dbc65a8332a49aeed3a97e24cb109958b2.zip
Nuke the never-functional iriver ifp-7xx port
It never worked, and hasn't compiled in something like a decade, Given the HW capabilities (limited onboard flash, no expandability) there's really no point in trying to fix/complete it. Change-Id: I7d175089840396f8891645bd10010d730dd5bfdc
Diffstat (limited to 'gdb')
-rw-r--r--gdb/Makefile2
-rw-r--r--gdb/arm-stub.c2
-rw-r--r--gdb/linker.cfg2
3 files changed, 2 insertions, 4 deletions
diff --git a/gdb/Makefile b/gdb/Makefile
index cf24a77cee..0a52e8b5b0 100644
--- a/gdb/Makefile
+++ b/gdb/Makefile
@@ -7,7 +7,7 @@
7# $Id$ 7# $Id$
8# 8#
9 9
10ifeq ($(MODELNAME),ifp7xx) 10ifeq ($(MODELNAME),EXAMPLE)
11 11
12INCLUDES= -I$(FIRMDIR)/include -I$(FIRMDIR)/export -I. -I$(OBJDIR) \ 12INCLUDES= -I$(FIRMDIR)/include -I$(FIRMDIR)/export -I. -I$(OBJDIR) \
13 -I$(BUILDDIR) 13 -I$(BUILDDIR)
diff --git a/gdb/arm-stub.c b/gdb/arm-stub.c
index 33181acab6..3a6076ebfe 100644
--- a/gdb/arm-stub.c
+++ b/gdb/arm-stub.c
@@ -21,9 +21,7 @@
21 21
22#include <stdbool.h> 22#include <stdbool.h>
23#include <string.h> 23#include <string.h>
24#include "ifp_usb_serial.h"
25#include "sscanf.h" 24#include "sscanf.h"
26#include "pnx0101.h"
27#include "gdb_api.h" 25#include "gdb_api.h"
28 26
29#define BUFMAX 1024 27#define BUFMAX 1024
diff --git a/gdb/linker.cfg b/gdb/linker.cfg
index 826aee31f9..053323b9d4 100644
--- a/gdb/linker.cfg
+++ b/gdb/linker.cfg
@@ -8,7 +8,7 @@ OUTPUT_FORMAT(elf32-littlearm)
8#error "Unsupported CPU!" 8#error "Unsupported CPU!"
9#endif 9#endif
10 10
11#ifdef IRIVER_IFP7XX_SERIES 11#ifdef EXAMPLE
12MEMORY 12MEMORY
13{ 13{
14 IRAM : ORIGIN = 0, LENGTH = 0x10000 14 IRAM : ORIGIN = 0, LENGTH = 0x10000