diff options
author | Marcin Bukat <marcin.bukat@gmail.com> | 2011-09-06 12:37:57 +0000 |
---|---|---|
committer | Marcin Bukat <marcin.bukat@gmail.com> | 2011-09-06 12:37:57 +0000 |
commit | fa856468ab217c6596c745eae8d872d772269d84 (patch) | |
tree | 8ef484ddd142c71d718f6340eca5758ca95c9b83 /firmware | |
parent | 2afc175a4e2505c52bd0bae1469732d00f0eb5cb (diff) | |
download | rockbox-fa856468ab217c6596c745eae8d872d772269d84.tar.gz rockbox-fa856468ab217c6596c745eae8d872d772269d84.zip |
Implement driver for internal codec in rk27xx (shCODlp-100.01-HD IP core from Dolphin)
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@30439 a1c6a512-1295-4272-9138-f99709370657
Diffstat (limited to 'firmware')
-rw-r--r-- | firmware/drivers/audio/rk27xx_codec.c | 160 | ||||
-rw-r--r-- | firmware/export/rk27xx_codec.h | 168 |
2 files changed, 328 insertions, 0 deletions
diff --git a/firmware/drivers/audio/rk27xx_codec.c b/firmware/drivers/audio/rk27xx_codec.c new file mode 100644 index 0000000000..ebc6c476a3 --- /dev/null +++ b/firmware/drivers/audio/rk27xx_codec.c | |||
@@ -0,0 +1,160 @@ | |||
1 | /*************************************************************************** | ||
2 | * __________ __ ___. | ||
3 | * Open \______ \ ____ ____ | | _\_ |__ _______ ___ | ||
4 | * Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ / | ||
5 | * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < | ||
6 | * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ | ||
7 | * \/ \/ \/ \/ \/ | ||
8 | * $Id$ | ||
9 | * | ||
10 | * Driver for internal Rockchip rk27xx audio codec | ||
11 | * (shCODlp-100.01-HD IP core from Dolphin) | ||
12 | * | ||
13 | * Copyright (c) 2011 Marcin Bukat | ||
14 | * | ||
15 | * This program is free software; you can redistribute it and/or | ||
16 | * modify it under the terms of the GNU General Public License | ||
17 | * as published by the Free Software Foundation; either version 2 | ||
18 | * of the License, or (at your option) any later version. | ||
19 | * | ||
20 | * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY | ||
21 | * KIND, either express or implied. | ||
22 | * | ||
23 | ****************************************************************************/ | ||
24 | #include "kernel.h" | ||
25 | #include "audio.h" | ||
26 | #include "audiohw.h" | ||
27 | #include "system.h" | ||
28 | #include "i2c-rk27xx.h" | ||
29 | |||
30 | const struct sound_settings_info audiohw_settings[] = { | ||
31 | [SOUND_VOLUME] = {"dB", 1, 5,-335, 45,-255}, | ||
32 | /* HAVE_SW_TONE_CONTROLS */ | ||
33 | [SOUND_BASS] = {"dB", 0, 1, -24, 24, 0}, | ||
34 | [SOUND_TREBLE] = {"dB", 0, 1, -24, 24, 0}, | ||
35 | [SOUND_BALANCE] = {"%", 0, 1,-100, 100, 0}, | ||
36 | [SOUND_CHANNELS] = {"", 0, 1, 0, 5, 0}, | ||
37 | [SOUND_STEREO_WIDTH] = {"%", 0, 5, 0, 250, 100}, | ||
38 | #ifdef HAVE_RECORDING /* disabled for now */ | ||
39 | [SOUND_LEFT_GAIN] = {"dB", 2, 75, -1725, 3000, 0}, | ||
40 | [SOUND_RIGHT_GAIN] = {"dB", 2, 75, -1725, 3000, 0}, | ||
41 | [SOUND_MIC_GAIN] = {"dB", 0, 1, 0, 20, 20}, | ||
42 | #endif | ||
43 | }; | ||
44 | |||
45 | /* private functions to read/write codec registers */ | ||
46 | static int codec_write(uint8_t reg, uint8_t val) | ||
47 | { | ||
48 | return i2c_write(CODEC_I2C_ADDR, reg, 1, &val); | ||
49 | } | ||
50 | |||
51 | #if 0 | ||
52 | static int codec_read(uint8_t reg, uint8_t *val) | ||
53 | { | ||
54 | return i2c_read(CODEC_I2C_ADDR, reg, 1, val); | ||
55 | } | ||
56 | #endif | ||
57 | |||
58 | static void audiohw_mute(bool mute) | ||
59 | { | ||
60 | if (mute) | ||
61 | codec_write(CR1, SB_MICBIAS|DAC_MUTE|DACSEL); | ||
62 | else | ||
63 | codec_write(CR1, SB_MICBIAS|DACSEL); | ||
64 | } | ||
65 | |||
66 | /* public functions */ | ||
67 | int tenthdb2master(int tdb) | ||
68 | { | ||
69 | /* we lie here a bit and present 0.5dB gain steps | ||
70 | * but codec has 'variable' gain steps (0.5, 1.0, 2.0) | ||
71 | * depending on gain region. | ||
72 | */ | ||
73 | |||
74 | if (tdb < VOLUME_MIN) | ||
75 | return 31; | ||
76 | else if (tdb < -115) | ||
77 | return -(((tdb + 115)/20) - 20); /* 2.0 dB steps */ | ||
78 | else if (tdb < 5) | ||
79 | return -(((tdb + 5)/10) - 9); /* 1.0 dB steps */ | ||
80 | else | ||
81 | return -((tdb - 45)/5); /* 0.5 dB steps */ | ||
82 | } | ||
83 | |||
84 | void audiohw_preinit(void) | ||
85 | { | ||
86 | /* PD7 output low */ | ||
87 | GPIO_PDDR &= ~(1<<7); | ||
88 | GPIO_PDCON |= (1<<7); | ||
89 | |||
90 | codec_write(PMR2, SB_SLEEP|GIM|SB_MC); | ||
91 | codec_write(AICR, DAC_SERIAL|ADC_SERIAL|DAC_I2S|ADC_I2S); | ||
92 | codec_write(CR1, SB_MICBIAS|DAC_MUTE|DACSEL); | ||
93 | codec_write(CR2, ADC_HPF); | ||
94 | codec_write(CCR1, CRYSTAL_12M); | ||
95 | codec_write(CCR2, (FREQ44100 << 4)|FREQ44100); | ||
96 | codec_write(CRR, RATIO_8|KFAST_32|THRESHOLD_128); | ||
97 | codec_write(TR1, NOSC); | ||
98 | } | ||
99 | |||
100 | void audiohw_postinit(void) | ||
101 | { | ||
102 | codec_write(PMR1, SB_OUT|SB_MIX|SB_ADC|SB_IN1|SB_IN2|SB_MIC|SB_IND); | ||
103 | |||
104 | udelay(10000); | ||
105 | |||
106 | codec_write(PMR2, GIM | SB_MC); | ||
107 | |||
108 | udelay(10000); | ||
109 | |||
110 | codec_write(PMR1, SB_OUT|SB_ADC|SB_IN1|SB_IN2|SB_MIC|SB_IND); | ||
111 | |||
112 | udelay(10000); | ||
113 | |||
114 | codec_write(PMR1, SB_ADC|SB_IN1|SB_IN2|SB_MIC|SB_IND); | ||
115 | |||
116 | sleep(3*HZ); | ||
117 | GPIO_PDDR |= (1<<7); /* PD7 high */ | ||
118 | sleep(HZ/10); | ||
119 | |||
120 | audiohw_mute(false); | ||
121 | } | ||
122 | |||
123 | void audiohw_close(void) | ||
124 | { | ||
125 | /* stub */ | ||
126 | } | ||
127 | |||
128 | void audiohw_set_frequency(int fsel) | ||
129 | { | ||
130 | static const unsigned char values_freq[HW_NUM_FREQ] = | ||
131 | { | ||
132 | HW_HAVE_8_([HW_FREQ_8] = (FREQ8000<<4)|FREQ8000,) | ||
133 | HW_HAVE_11_([HW_FREQ_11] = (FREQ11025<<4)|FREQ11025,) | ||
134 | HW_HAVE_12_([HW_FREQ_12] = (FREQ12000<<4)|FREQ12000,) | ||
135 | HW_HAVE_16_([HW_FREQ_16] = (FREQ16000<<4)|FREQ16000,) | ||
136 | HW_HAVE_22_([HW_FREQ_22] = (FREQ22050<<4)|FREQ22050,) | ||
137 | HW_HAVE_24_([HW_FREQ_24] = (FREQ24000<<4)|FREQ24000,) | ||
138 | HW_HAVE_32_([HW_FREQ_32] = (FREQ32000<<4)|FREQ32000,) | ||
139 | HW_HAVE_44_([HW_FREQ_44] = (FREQ44100<<4)|FREQ44100,) | ||
140 | HW_HAVE_48_([HW_FREQ_48] = (FREQ48000<<4)|FREQ48000,) | ||
141 | HW_HAVE_96_([HW_FREQ_96] = (FREQ96000<<4)|FREQ96000,) | ||
142 | }; | ||
143 | |||
144 | if ((unsigned)fsel >= HW_NUM_FREQ) | ||
145 | fsel = HW_FREQ_DEFAULT; | ||
146 | |||
147 | /* we setup the same sampling freq for DAC and ADC */ | ||
148 | codec_write(CCR2, values_freq[fsel]); | ||
149 | } | ||
150 | |||
151 | void audiohw_set_master_vol(int vol_l, int vol_r) | ||
152 | { | ||
153 | uint8_t val; | ||
154 | |||
155 | val = (uint8_t)(vol_r & 0x1f); | ||
156 | codec_write(CGR9, val); | ||
157 | |||
158 | val = (uint8_t)(vol_l & 0x1f); | ||
159 | codec_write(CGR8, val); | ||
160 | } | ||
diff --git a/firmware/export/rk27xx_codec.h b/firmware/export/rk27xx_codec.h new file mode 100644 index 0000000000..e770e476a2 --- /dev/null +++ b/firmware/export/rk27xx_codec.h | |||
@@ -0,0 +1,168 @@ | |||
1 | /*************************************************************************** | ||
2 | * __________ __ ___. | ||
3 | * Open \______ \ ____ ____ | | _\_ |__ _______ ___ | ||
4 | * Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ / | ||
5 | * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < < | ||
6 | * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \ | ||
7 | * \/ \/ \/ \/ \/ | ||
8 | * $Id$ | ||
9 | * | ||
10 | * Driver for internal Rockchip rk27xx audio codec | ||
11 | * (shCODlp-100.01-HD IP core from Dolphin) | ||
12 | * | ||
13 | * Copyright (c) 2011 Marcin Bukat | ||
14 | * | ||
15 | * This program is free software; you can redistribute it and/or | ||
16 | * modify it under the terms of the GNU General Public License | ||
17 | * as published by the Free Software Foundation; either version 2 | ||
18 | * of the License, or (at your option) any later version. | ||
19 | * | ||
20 | * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY | ||
21 | * KIND, either express or implied. | ||
22 | * | ||
23 | ****************************************************************************/ | ||
24 | #ifndef _RK27XX_CODEC_H_ | ||
25 | #define _RK27XX_CODEC_H_ | ||
26 | |||
27 | #define VOLUME_MIN -335 | ||
28 | #define VOLUME_MAX 45 | ||
29 | #define AUDIOHW_CAPS (BASS_CAP | TREBLE_CAP) | ||
30 | |||
31 | extern int tenthdb2master(int db); | ||
32 | extern void audiohw_set_master_vol(int vol_l, int vol_r); | ||
33 | |||
34 | #define CODEC_I2C_ADDR 0x4e | ||
35 | |||
36 | /* registers */ | ||
37 | #define AICR 0x00 /* Audio Interface Control */ | ||
38 | #define DAC_SERIAL (1<<3) | ||
39 | #define ADC_SERIAL (1<<2) | ||
40 | #define DAC_I2S (1<<1) | ||
41 | #define ADC_I2S (1<<0) | ||
42 | |||
43 | #define CR1 0x02 /* Control Register 1 */ | ||
44 | #define SB_MICBIAS (1<<7) | ||
45 | #define CR1_MONO (1<<6) | ||
46 | #define DAC_MUTE (1<<5) | ||
47 | #define HP_DIS (1<<4) | ||
48 | #define DACSEL (1<<3) | ||
49 | #define BYPASS1 (1<<2) | ||
50 | #define BYPASS2 (1<<1) | ||
51 | #define SIDETONE (1<<0) | ||
52 | |||
53 | #define CR2 0x04 /* Control Register 2 */ | ||
54 | #define DAC_DEEMP (1<<7) | ||
55 | #define ADC_HPF (1<<2) | ||
56 | #define INSEL_MIX (3<<0) | ||
57 | #define INSEL_MIC (2<<0) | ||
58 | #define INSEL_LINE2 (1<<0) | ||
59 | #define INSEL_LINE1 (0<<0) | ||
60 | |||
61 | #define CCR1 0x06 /* Control Clock Register 1 */ | ||
62 | #define CRYSTAL_16M (1<<0) | ||
63 | #define CRYSTAL_12M (0<<0) | ||
64 | |||
65 | #define CCR2 0x08 /* Control Clock Register 2 */ | ||
66 | #define FREQ8000 0x0a | ||
67 | #define FREQ9600 0x09 | ||
68 | #define FREQ11025 0x08 | ||
69 | #define FREQ12000 0x07 | ||
70 | #define FREQ16000 0x06 | ||
71 | #define FREQ22050 0x05 | ||
72 | #define FREQ24000 0x04 | ||
73 | #define FREQ32000 0x03 | ||
74 | #define FREQ44100 0x02 | ||
75 | #define FREQ48000 0x01 | ||
76 | #define FREQ96000 0x00 | ||
77 | |||
78 | #define PMR1 0x0a /* Power Mode Register 1 */ | ||
79 | #define SB_DAC (1<<7) | ||
80 | #define SB_OUT (1<<6) | ||
81 | #define SB_MIX (1<<5) | ||
82 | #define SB_ADC (1<<4) | ||
83 | #define SB_IN1 (1<<3) | ||
84 | #define SB_IN2 (1<<2) | ||
85 | #define SB_MIC (1<<1) | ||
86 | #define SB_IND (1<<0) | ||
87 | |||
88 | #define PMR2 0x0c /* Power Mode Register 1 */ | ||
89 | #define LRGI (1<<7) | ||
90 | #define RLGI (1<<6) | ||
91 | #define LRGOD (1<<5) | ||
92 | #define RLGOD (1<<4) | ||
93 | #define GIM (1<<3) | ||
94 | #define SB_MC (1<<2) | ||
95 | #define SB (1<<1) | ||
96 | #define SB_SLEEP (1<<0) | ||
97 | |||
98 | #define CRR 0x0e /* Control Ramp Register */ | ||
99 | #define RATIO_8 (3<<5) | ||
100 | #define RATIO_4 (2<<5) | ||
101 | #define RATIO_2 (1<<5) | ||
102 | #define RATIO_1 (0<<5) | ||
103 | #define KFAST_32 (5<<2) | ||
104 | #define KFAST_16 (4<<2) | ||
105 | #define KFAST_8 (3<<2) | ||
106 | #define KFAST_4 (2<<2) | ||
107 | #define KFAST_2 (1<<2) | ||
108 | #define KFAST_1 (0<<2) | ||
109 | #define THRESHOLD_128 (3<<0) | ||
110 | #define THRESHOLD_64 (2<<0) | ||
111 | #define THRESHOLD_32 (1<<0) | ||
112 | #define THRESHOLD_0 (0<<0) | ||
113 | |||
114 | #define ICR 0x10 /* Interrupt Control Register */ | ||
115 | #define IRQ_LOW_PULSE (3<<6) | ||
116 | #define IRQ_HIGH_PULSE (2<<6) | ||
117 | #define IRQ_LOW (1<<6) | ||
118 | #define IRQ_HIGH (0<<6) | ||
119 | #define JACK_MASK (1<<5) | ||
120 | #define CCMC_MASK (1<<4) | ||
121 | #define RUD_MASK (1<<3) | ||
122 | #define RDD_MASK (1<<2) | ||
123 | #define GUD_MASK (1<<1) | ||
124 | #define GDD_MASK (1<<0) | ||
125 | |||
126 | #define IFR 0x12 /* Interrupt Flag Register */ | ||
127 | #define JACK (1<<6) | ||
128 | #define JACK_EVENT (1<<5) | ||
129 | #define CCMC (1<<4) | ||
130 | #define RAMP_UP_DONE (1<<3) | ||
131 | #define RAMP_DOWN_DONE (1<<2) | ||
132 | #define GAIN_UP_DONE (1<<1) | ||
133 | #define GAIN_DOWN_DONE (1<<0) | ||
134 | |||
135 | #define CGR1 0x14 /* Control Gain Register 1 (DAC mixing) */ | ||
136 | |||
137 | #define CGR2 0x16 /* Control Gain Register 2 (LINE1 mixing) */ | ||
138 | #define LRGOB1 (1<<7) | ||
139 | #define RLGOB1 (1<<6) | ||
140 | |||
141 | #define CGR3 0x18 /* Control Gain Register 3 (LINE1 mixing) */ | ||
142 | |||
143 | #define CGR4 0x1a /* Control Gain Register 4 (LINE2 mixing) */ | ||
144 | #define LRGOB2 (1<<7) | ||
145 | #define RLGOB2 (1<<6) | ||
146 | |||
147 | #define CGR5 0x1c /* Control Gain Register 5 (LINE2 mixing) */ | ||
148 | |||
149 | #define CGR6 0x1e /* Control Gain Register 6 (MIC mixing) */ | ||
150 | #define LRGOS (1<<7) | ||
151 | #define RLGOS (1<<6) | ||
152 | |||
153 | #define CGR7 0x20 /* Control Gain Register 7 (MIC mixing) */ | ||
154 | |||
155 | #define CGR8 0x22 /* Control Gain Register 8 (OUT STAGE gain) */ | ||
156 | #define LRGO (1<<7) | ||
157 | #define RLGO (1<<6) | ||
158 | |||
159 | #define CGR9 0x24 /* Control Gain Register 9 (OUT STAGE gain) */ | ||
160 | |||
161 | #define CGR10 0x26 /* Control Gain Register 10 (ADC input gain) */ | ||
162 | |||
163 | #define TR1 0x28 /* undocumented */ | ||
164 | #define NOSC (1<<1) | ||
165 | |||
166 | #define TR2 0x2a /* undocumented */ | ||
167 | |||
168 | #endif /* _RK27XX_CODEC_H_ */ | ||