diff options
author | Maurus Cuelenaere <mcuelenaere@gmail.com> | 2009-04-08 14:10:17 +0000 |
---|---|---|
committer | Maurus Cuelenaere <mcuelenaere@gmail.com> | 2009-04-08 14:10:17 +0000 |
commit | 87efb79682577742e8992c37d15f40ffd5832030 (patch) | |
tree | 032271c25bc75b9ec7b2ac82150d43241acf48dd /firmware | |
parent | 3e2cf9a38088aae668d62cd2326514885e9e8d0f (diff) | |
download | rockbox-87efb79682577742e8992c37d15f40ffd5832030.tar.gz rockbox-87efb79682577742e8992c37d15f40ffd5832030.zip |
Make test_codec compile and clean up some comments
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@20658 a1c6a512-1295-4272-9138-f99709370657
Diffstat (limited to 'firmware')
-rw-r--r-- | firmware/export/config-ondavx747.h | 10 |
1 files changed, 4 insertions, 6 deletions
diff --git a/firmware/export/config-ondavx747.h b/firmware/export/config-ondavx747.h index b66c3ac3a3..a2425dec90 100644 --- a/firmware/export/config-ondavx747.h +++ b/firmware/export/config-ondavx747.h | |||
@@ -22,6 +22,7 @@ | |||
22 | /* | 22 | /* |
23 | * This config file is for the Onda VX747(+) | 23 | * This config file is for the Onda VX747(+) |
24 | */ | 24 | */ |
25 | |||
25 | #define TARGET_TREE /* this target is using the target tree system */ | 26 | #define TARGET_TREE /* this target is using the target tree system */ |
26 | 27 | ||
27 | #define CONFIG_SDRAM_START 0x80004000 | 28 | #define CONFIG_SDRAM_START 0x80004000 |
@@ -39,12 +40,11 @@ | |||
39 | //#define HAVE_HOTSWAP | 40 | //#define HAVE_HOTSWAP |
40 | 41 | ||
41 | //#define CONFIG_STORAGE (STORAGE_NAND | STORAGE_SD) | 42 | //#define CONFIG_STORAGE (STORAGE_NAND | STORAGE_SD) |
42 | #define CONFIG_STORAGE STORAGE_SD /* Multivolume currently handled at firmware/target/ level */ | 43 | #define CONFIG_STORAGE STORAGE_SD |
43 | 44 | ||
45 | /* ChinaChip NAND FTL */ | ||
44 | #define CONFIG_NAND NAND_CC | 46 | #define CONFIG_NAND NAND_CC |
45 | 47 | ||
46 | //#define HAVE_MULTIVOLUME | ||
47 | |||
48 | /* define this if you have a bitmap LCD display */ | 48 | /* define this if you have a bitmap LCD display */ |
49 | #define HAVE_LCD_BITMAP | 49 | #define HAVE_LCD_BITMAP |
50 | 50 | ||
@@ -126,9 +126,6 @@ | |||
126 | /* has no tone controls, so we use the software ones */ | 126 | /* has no tone controls, so we use the software ones */ |
127 | //#define HAVE_SW_TONE_CONTROLS | 127 | //#define HAVE_SW_TONE_CONTROLS |
128 | 128 | ||
129 | /*#define HW_SAMPR_CAPS (SAMPR_CAP_88 | SAMPR_CAP_44 | SAMPR_CAP_22 | \ | ||
130 | SAMPR_CAP_11)*/ | ||
131 | |||
132 | #define BATTERY_CAPACITY_DEFAULT 1250 /* default battery capacity */ | 129 | #define BATTERY_CAPACITY_DEFAULT 1250 /* default battery capacity */ |
133 | #define BATTERY_CAPACITY_MIN 500 /* min. capacity selectable */ | 130 | #define BATTERY_CAPACITY_MIN 500 /* min. capacity selectable */ |
134 | #define BATTERY_CAPACITY_MAX 2500 /* max. capacity selectable */ | 131 | #define BATTERY_CAPACITY_MAX 2500 /* max. capacity selectable */ |
@@ -169,6 +166,7 @@ | |||
169 | /* Define this if you have adjustable CPU frequency */ | 166 | /* Define this if you have adjustable CPU frequency */ |
170 | /* #define HAVE_ADJUSTABLE_CPU_FREQ */ | 167 | /* #define HAVE_ADJUSTABLE_CPU_FREQ */ |
171 | #define CPUFREQ_NORMAL 336000000 /* CPU clock: 336 MHz */ | 168 | #define CPUFREQ_NORMAL 336000000 /* CPU clock: 336 MHz */ |
169 | #define CPUFREQ_MAX 336000000 /* CPU clock: 336 MHz */ | ||
172 | 170 | ||
173 | #ifdef ONDA_VX747P | 171 | #ifdef ONDA_VX747P |
174 | #define BOOTFILE_EXT "vx747p" | 172 | #define BOOTFILE_EXT "vx747p" |