summaryrefslogtreecommitdiff
path: root/firmware/target/arm/s5l8702/pcm-s5l8702.c
diff options
context:
space:
mode:
authorCástor Muñoz <cmvidal@gmail.com>2017-01-13 20:51:07 +0100
committerFranklin Wei <git@fwei.tk>2018-07-30 18:50:27 -0400
commit744274220833e017f3cc3f1b61abd0fc7c3885ec (patch)
tree7b6fcdd7bc9e53bee6f62ed683ddf1db4c0c13ad /firmware/target/arm/s5l8702/pcm-s5l8702.c
parent8f38f85fbde2ae78ba50cf9b9f54fbf9d25b4a45 (diff)
downloadrockbox-744274220833e017f3cc3f1b61abd0fc7c3885ec.tar.gz
rockbox-744274220833e017f3cc3f1b61abd0fc7c3885ec.zip
iPod Classic: disable IRAM1
On Classic, IRAM1 (second 128Kb of a total of 256KB available IRAM) is slower than DRAM. Codecs that actually are using regions of IRAM1 runs faster when DRAM is used, so IRAM1 is disabled and only IRAM0 remains enabled: 48KB for core and 80KB for codecs/plugins. The next test_codec results shows how decode time is decreased: file boosted unboosted *.ra ~1.5% ~0.5% *.mpc ~21% ~4.5% *.ogg ~0.5% ~0% nero_he*.m4a ~8% ~1% nero*.m4a ~25% ~7% wmapro*.wma ~4.5% ~0% wma*.wma ~25% ~7% In addition there is a small power save when IRAM1 HW is disabled. Change-Id: I102adee11458e82037f23076d5d5956e23235de8
Diffstat (limited to 'firmware/target/arm/s5l8702/pcm-s5l8702.c')
-rw-r--r--firmware/target/arm/s5l8702/pcm-s5l8702.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/firmware/target/arm/s5l8702/pcm-s5l8702.c b/firmware/target/arm/s5l8702/pcm-s5l8702.c
index e053b309b7..86a0edd54a 100644
--- a/firmware/target/arm/s5l8702/pcm-s5l8702.c
+++ b/firmware/target/arm/s5l8702/pcm-s5l8702.c
@@ -207,7 +207,6 @@ void pcm_dma_apply_settings(void)
207 207
208void pcm_play_dma_init(void) 208void pcm_play_dma_init(void)
209{ 209{
210 PWRCON(0) &= ~(1 << 4);
211 PWRCON(1) &= ~(1 << 7); 210 PWRCON(1) &= ~(1 << 7);
212 211
213 dmac_ch_init(&dma_play_ch, &dma_play_ch_cfg); 212 dmac_ch_init(&dma_play_ch, &dma_play_ch_cfg);
@@ -406,7 +405,6 @@ void pcm_rec_dma_init(void)
406 if (pcm_rec_initialized) 405 if (pcm_rec_initialized)
407 return; 406 return;
408 407
409 PWRCON(0) &= ~(1 << 4);
410 PWRCON(1) &= ~(1 << 7); 408 PWRCON(1) &= ~(1 << 7);
411 409
412 dmac_ch_init(&dma_rec_ch, &dma_rec_ch_cfg); 410 dmac_ch_init(&dma_rec_ch, &dma_rec_ch_cfg);