summaryrefslogtreecommitdiff
path: root/firmware/target/arm/imx31/gigabeat-s
diff options
context:
space:
mode:
authorJens Arnold <amiconn@rockbox.org>2008-09-21 22:32:56 +0000
committerJens Arnold <amiconn@rockbox.org>2008-09-21 22:32:56 +0000
commit3e9ca1de90ececc4f5c57058c565275823c0f800 (patch)
treecf30947379ac113b7126b23c0c39e2e732e0f39a /firmware/target/arm/imx31/gigabeat-s
parent95f516e0b9ba03372b2f2b89c9c8adf99b069913 (diff)
downloadrockbox-3e9ca1de90ececc4f5c57058c565275823c0f800.tar.gz
rockbox-3e9ca1de90ececc4f5c57058c565275823c0f800.zip
Define the various CPUFREQ_* macros so that Gigabeat S compiles with test_codec enabled, and use the correct value.
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@18562 a1c6a512-1295-4272-9138-f99709370657
Diffstat (limited to 'firmware/target/arm/imx31/gigabeat-s')
-rw-r--r--firmware/target/arm/imx31/gigabeat-s/system-target.h9
1 files changed, 7 insertions, 2 deletions
diff --git a/firmware/target/arm/imx31/gigabeat-s/system-target.h b/firmware/target/arm/imx31/gigabeat-s/system-target.h
index 6438cde329..f25702eb4e 100644
--- a/firmware/target/arm/imx31/gigabeat-s/system-target.h
+++ b/firmware/target/arm/imx31/gigabeat-s/system-target.h
@@ -24,7 +24,12 @@
24#include "system-arm.h" 24#include "system-arm.h"
25#include "mmu-arm.h" 25#include "mmu-arm.h"
26 26
27#define CPUFREQ_NORMAL 532000000 27#ifndef HAVE_ADJUSTABLE_CPU_FREQ
28/* TODO: implement CPU frequency scaling */
29#define CPUFREQ_DEFAULT CPU_FREQ
30#define CPUFREQ_NORMAL CPU_FREQ
31#define CPUFREQ_MAX CPU_FREQ
32#endif
28 33
29#if 0 34#if 0
30static inline void udelay(unsigned int usecs) 35static inline void udelay(unsigned int usecs)
@@ -49,7 +54,7 @@ static inline void invalidate_icache(void)
49 asm volatile( 54 asm volatile(
50 /* Clean and invalidate entire data cache */ 55 /* Clean and invalidate entire data cache */
51 "mcr p15, 0, %0, c7, c14, 0 \n" 56 "mcr p15, 0, %0, c7, c14, 0 \n"
52 /* Invalidate entire intruction cache 57 /* Invalidate entire instruction cache
53 * Also flushes the branch target cache */ 58 * Also flushes the branch target cache */
54 "mcr p15, 0, %0, c7, c5, 0 \n" 59 "mcr p15, 0, %0, c7, c5, 0 \n"
55 /* Data synchronization barrier */ 60 /* Data synchronization barrier */