summaryrefslogtreecommitdiff
path: root/firmware/export/rk27xx.h
diff options
context:
space:
mode:
authorSolomon Peachy <pizza@shaftnet.org>2018-06-29 16:09:28 -0400
committerSolomon Peachy <pizza@shaftnet.org>2019-01-02 08:10:01 -0500
commitd4942cc74c82c465ea395637c77ed06565b8b497 (patch)
tree8c1fa737c93f8a2ade5a1566857dc4dc8f578bd6 /firmware/export/rk27xx.h
parentaf9459a7992596e932c6d8cc0a6366ff0f0b0fca (diff)
downloadrockbox-d4942cc74c82c465ea395637c77ed06565b8b497.tar.gz
rockbox-d4942cc74c82c465ea395637c77ed06565b8b497.zip
Add Xuelin iHIFI 770/770C/800 support
Taken from the xvortex fork (Roman Stolyarov) Ported, rebased, and cleaned up by myself. Change-Id: I7b2bca2d29502f2e4544e42f3d122786dd4b7978
Diffstat (limited to 'firmware/export/rk27xx.h')
-rw-r--r--firmware/export/rk27xx.h5
1 files changed, 4 insertions, 1 deletions
diff --git a/firmware/export/rk27xx.h b/firmware/export/rk27xx.h
index 58b3fe8166..dc6bca7cbd 100644
--- a/firmware/export/rk27xx.h
+++ b/firmware/export/rk27xx.h
@@ -8,7 +8,8 @@
8#define FLASH_BANK1 0x11000000 8#define FLASH_BANK1 0x11000000
9 9
10#define USB_NUM_ENDPOINTS 16 10#define USB_NUM_ENDPOINTS 16
11#define USB_DEVBSS_ATTR 11/* cache aligned */
12#define USB_DEVBSS_ATTR __attribute__((aligned(CACHEALIGN_SIZE)))
12 13
13/* Timers */ 14/* Timers */
14#define APB0_TIMER (ARM_BUS0_BASE + 0x00000000) 15#define APB0_TIMER (ARM_BUS0_BASE + 0x00000000)
@@ -811,6 +812,7 @@
811#define RXVOIDINTEN (1<<5) 812#define RXVOIDINTEN (1<<5)
812#define RXERRINTEN (1<<6) 813#define RXERRINTEN (1<<6)
813#define RXACKINTEN (1<<7) 814#define RXACKINTEN (1<<7)
815#define RXCFINTE (1<<12)
814/* bits 31:8 reserved for EP0 */ 816/* bits 31:8 reserved for EP0 */
815/* bits 31:14 reserved for others */ 817/* bits 31:14 reserved for others */
816 818
@@ -833,6 +835,7 @@
833#define TXERRINTEN (1<<5) 835#define TXERRINTEN (1<<5)
834#define TXACKINTEN (1<<6) 836#define TXACKINTEN (1<<6)
835#define TXDMADNEN (1<<7) /* reserved for EP0 */ 837#define TXDMADNEN (1<<7) /* reserved for EP0 */
838#define TXCFINTE (1<<12)
836/* bits 31:8 reserved */ 839/* bits 31:8 reserved */
837 840
838/* TXnBUF bits */ 841/* TXnBUF bits */