diff options
author | Linus Nielsen Feltzing <linus@haxx.se> | 2005-02-16 22:10:47 +0000 |
---|---|---|
committer | Linus Nielsen Feltzing <linus@haxx.se> | 2005-02-16 22:10:47 +0000 |
commit | b57fd974de48c7e5f8729353a3869a93cbbbbf3f (patch) | |
tree | fa71fa889d7c97bf98c397d7f13f7dcdef68bf97 | |
parent | f213afacbe7122606e42ec40d7f4648964b5887c (diff) | |
download | rockbox-b57fd974de48c7e5f8729353a3869a93cbbbbf3f.tar.gz rockbox-b57fd974de48c7e5f8729353a3869a93cbbbbf3f.zip |
Correct size for the BCRx registers
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@5992 a1c6a512-1295-4272-9138-f99709370657
-rw-r--r-- | firmware/export/mcf5249.h | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/firmware/export/mcf5249.h b/firmware/export/mcf5249.h index 537b3c386a..339030df28 100644 --- a/firmware/export/mcf5249.h +++ b/firmware/export/mcf5249.h | |||
@@ -105,28 +105,28 @@ | |||
105 | #define SAR0 (*(volatile unsigned long *)(MBAR + 0x300)) | 105 | #define SAR0 (*(volatile unsigned long *)(MBAR + 0x300)) |
106 | #define DAR0 (*(volatile unsigned long *)(MBAR + 0x304)) | 106 | #define DAR0 (*(volatile unsigned long *)(MBAR + 0x304)) |
107 | #define DCR0 (*(volatile unsigned short *)(MBAR + 0x308)) | 107 | #define DCR0 (*(volatile unsigned short *)(MBAR + 0x308)) |
108 | #define BCR0 (*(volatile unsigned short *)(MBAR + 0x30c)) | 108 | #define BCR0 (*(volatile unsigned long *)(MBAR + 0x30c)) |
109 | #define DSR0 (*(volatile unsigned char *)(MBAR + 0x310)) | 109 | #define DSR0 (*(volatile unsigned char *)(MBAR + 0x310)) |
110 | #define DIVR0 (*(volatile unsigned char *)(MBAR + 0x314)) | 110 | #define DIVR0 (*(volatile unsigned char *)(MBAR + 0x314)) |
111 | 111 | ||
112 | #define SAR1 (*(volatile unsigned long *)(MBAR + 0x340)) | 112 | #define SAR1 (*(volatile unsigned long *)(MBAR + 0x340)) |
113 | #define DAR1 (*(volatile unsigned long *)(MBAR + 0x344)) | 113 | #define DAR1 (*(volatile unsigned long *)(MBAR + 0x344)) |
114 | #define DCR1 (*(volatile unsigned short *)(MBAR + 0x348)) | 114 | #define DCR1 (*(volatile unsigned short *)(MBAR + 0x348)) |
115 | #define BCR1 (*(volatile unsigned short *)(MBAR + 0x34c)) | 115 | #define BCR1 (*(volatile unsigned long *)(MBAR + 0x34c)) |
116 | #define DSR1 (*(volatile unsigned char *)(MBAR + 0x350)) | 116 | #define DSR1 (*(volatile unsigned char *)(MBAR + 0x350)) |
117 | #define DIVR1 (*(volatile unsigned char *)(MBAR + 0x354)) | 117 | #define DIVR1 (*(volatile unsigned char *)(MBAR + 0x354)) |
118 | 118 | ||
119 | #define SAR2 (*(volatile unsigned long *)(MBAR + 0x380)) | 119 | #define SAR2 (*(volatile unsigned long *)(MBAR + 0x380)) |
120 | #define DAR2 (*(volatile unsigned long *)(MBAR + 0x384)) | 120 | #define DAR2 (*(volatile unsigned long *)(MBAR + 0x384)) |
121 | #define DCR2 (*(volatile unsigned short *)(MBAR + 0x388)) | 121 | #define DCR2 (*(volatile unsigned short *)(MBAR + 0x388)) |
122 | #define BCR2 (*(volatile unsigned short *)(MBAR + 0x38c)) | 122 | #define BCR2 (*(volatile unsigned long *)(MBAR + 0x38c)) |
123 | #define DSR2 (*(volatile unsigned char *)(MBAR + 0x390)) | 123 | #define DSR2 (*(volatile unsigned char *)(MBAR + 0x390)) |
124 | #define DIVR2 (*(volatile unsigned char *)(MBAR + 0x394)) | 124 | #define DIVR2 (*(volatile unsigned char *)(MBAR + 0x394)) |
125 | 125 | ||
126 | #define SAR3 (*(volatile unsigned long *)(MBAR + 0x3c0)) | 126 | #define SAR3 (*(volatile unsigned long *)(MBAR + 0x3c0)) |
127 | #define DAR3 (*(volatile unsigned long *)(MBAR + 0x3c4)) | 127 | #define DAR3 (*(volatile unsigned long *)(MBAR + 0x3c4)) |
128 | #define DCR3 (*(volatile unsigned short *)(MBAR + 0x3c8)) | 128 | #define DCR3 (*(volatile unsigned short *)(MBAR + 0x3c8)) |
129 | #define BCR3 (*(volatile unsigned short *)(MBAR + 0x3cc)) | 129 | #define BCR3 (*(volatile unsigned long *)(MBAR + 0x3cc)) |
130 | #define DSR3 (*(volatile unsigned char *)(MBAR + 0x3d0)) | 130 | #define DSR3 (*(volatile unsigned char *)(MBAR + 0x3d0)) |
131 | #define DIVR3 (*(volatile unsigned char *)(MBAR + 0x3d4)) | 131 | #define DIVR3 (*(volatile unsigned char *)(MBAR + 0x3d4)) |
132 | 132 | ||