summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorCatalin Patulea <cat@vv.carleton.ca>2007-11-25 01:27:33 +0000
committerCatalin Patulea <cat@vv.carleton.ca>2007-11-25 01:27:33 +0000
commit475e64eb5cdf4535b7d8a259aff05e35a9e9386e (patch)
treeaf4e6c6cf00e9e4a46bcf9c0f3b05da841c472d6
parent739b2cc4bc709bea771354cf5535e68f013f575f (diff)
downloadrockbox-475e64eb5cdf4535b7d8a259aff05e35a9e9386e.tar.gz
rockbox-475e64eb5cdf4535b7d8a259aff05e35a9e9386e.zip
m:robe 500i: Fix indenting style in DSP loader
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@15801 a1c6a512-1295-4272-9138-f99709370657
-rw-r--r--firmware/target/arm/tms320dm320/dsp-dm320.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/firmware/target/arm/tms320dm320/dsp-dm320.c b/firmware/target/arm/tms320dm320/dsp-dm320.c
index 999b01cdf6..f2ca954b24 100644
--- a/firmware/target/arm/tms320dm320/dsp-dm320.c
+++ b/firmware/target/arm/tms320dm320/dsp-dm320.c
@@ -39,7 +39,7 @@ static void dsp_status(void)
39 unsigned short hpib_ctl = IO_DSPC_HPIB_CONTROL; 39 unsigned short hpib_ctl = IO_DSPC_HPIB_CONTROL;
40 unsigned short hpib_stat = IO_DSPC_HPIB_STATUS; 40 unsigned short hpib_stat = IO_DSPC_HPIB_STATUS;
41 char buffer1[80], buffer2[80]; 41 char buffer1[80], buffer2[80];
42 42
43 DEBUGF("dsp_status(): clkc_hpib=%u clkc_dsp=%u", 43 DEBUGF("dsp_status(): clkc_hpib=%u clkc_dsp=%u",
44 !!(IO_CLK_MOD0 & (1 << 11)), !!(IO_CLK_MOD0 & (1 << 10))); 44 !!(IO_CLK_MOD0 & (1 << 11)), !!(IO_CLK_MOD0 & (1 << 10)));
45 45
@@ -48,8 +48,8 @@ static void dsp_status(void)
48 (IO_INTC_IRQ0 >> IRQ_DSPHINT) & 1, DSP_(0x7fff), DSP_(_status), 48 (IO_INTC_IRQ0 >> IRQ_DSPHINT) & 1, DSP_(0x7fff), DSP_(_status),
49 DSP_(_acked)); 49 DSP_(_acked));
50#define B(f,w,b,m) if ((w & (1 << b)) == 0) \ 50#define B(f,w,b,m) if ((w & (1 << b)) == 0) \
51 strcat(f, "!"); \ 51 strcat(f, "!"); \
52 strcat(f, #m "|"); 52 strcat(f, #m "|");
53 strcpy(buffer1, ""); 53 strcpy(buffer1, "");
54 B(buffer1, hpib_ctl, 0, EN); 54 B(buffer1, hpib_ctl, 0, EN);
55 B(buffer1, hpib_ctl, 3, NMI); 55 B(buffer1, hpib_ctl, 3, NMI);
@@ -71,7 +71,7 @@ static void dsp_status(void)
71static void dsp_reset(void) 71static void dsp_reset(void)
72{ 72{
73 DSP_(0x7fff) = 0xdead; 73 DSP_(0x7fff) = 0xdead;
74 74
75 IO_DSPC_HPIB_CONTROL &= ~(1 << 8); 75 IO_DSPC_HPIB_CONTROL &= ~(1 << 8);
76 /* HPIB bus cycles will lock up the ARM in here. Don't touch DSP RAM. */ 76 /* HPIB bus cycles will lock up the ARM in here. Don't touch DSP RAM. */
77 nop; nop; 77 nop; nop;