diff options
Diffstat (limited to 'firmware')
-rw-r--r-- | firmware/export/system.h | 2 | ||||
-rw-r--r-- | firmware/system.c | 10 |
2 files changed, 6 insertions, 6 deletions
diff --git a/firmware/export/system.h b/firmware/export/system.h index 546df13082..876daa60a5 100644 --- a/firmware/export/system.h +++ b/firmware/export/system.h | |||
@@ -200,7 +200,7 @@ static inline void invalidate_icache(void) | |||
200 | 200 | ||
201 | #define CPUFREQ_DEFAULT CPU_FREQ | 201 | #define CPUFREQ_DEFAULT CPU_FREQ |
202 | #define CPUFREQ_NORMAL 47980800 | 202 | #define CPUFREQ_NORMAL 47980800 |
203 | #define CPUFREQ_MAX 95961600 | 203 | #define CPUFREQ_MAX 119952000 |
204 | 204 | ||
205 | #elif CONFIG_CPU == TCC730 | 205 | #elif CONFIG_CPU == TCC730 |
206 | 206 | ||
diff --git a/firmware/system.c b/firmware/system.c index 9fbce9e4b9..1cafc8f096 100644 --- a/firmware/system.c +++ b/firmware/system.c | |||
@@ -483,16 +483,16 @@ void set_cpu_frequency(long frequency) | |||
483 | DCR = (DCR & ~0x000001ff) | 1; /* Refresh timer for bypass | 483 | DCR = (DCR & ~0x000001ff) | 1; /* Refresh timer for bypass |
484 | frequency */ | 484 | frequency */ |
485 | PLLCR &= ~1; /* Bypass mode */ | 485 | PLLCR &= ~1; /* Bypass mode */ |
486 | PLLCR = 0x11c8600d; | 486 | PLLCR = 0x11853005; |
487 | CSCR0 = 0x00000580; /* Flash: 1 wait state */ | 487 | CSCR0 = 0x00000980; /* Flash: 2 wait state */ |
488 | CSCR1 = 0x00001180; /* LCD: 4 wait states */ | 488 | CSCR1 = 0x00002580; /* LCD: 9 wait states */ |
489 | while(!(PLLCR & 0x80000000)) {}; /* Wait until the PLL has locked. | 489 | while(!(PLLCR & 0x80000000)) {}; /* Wait until the PLL has locked. |
490 | This may take up to 10ms! */ | 490 | This may take up to 10ms! */ |
491 | DCR = (DCR & ~0x000001ff) | 33; /* Refresh timer */ | 491 | DCR = (DCR & ~0x000001ff) | 28; /* Refresh timer */ |
492 | cpu_frequency = CPUFREQ_MAX; | 492 | cpu_frequency = CPUFREQ_MAX; |
493 | tick_start(1000/HZ); | 493 | tick_start(1000/HZ); |
494 | IDECONFIG1 = (IDECONFIG1 & ~(7 << 10)) | (5 << 10); /* CS2Pre,Post */ | 494 | IDECONFIG1 = (IDECONFIG1 & ~(7 << 10)) | (5 << 10); /* CS2Pre,Post */ |
495 | IDECONFIG2 = (IDECONFIG2 & ~0x0000ff00) | (0 << 8); /* CS2wait */ | 495 | IDECONFIG2 = (IDECONFIG2 & ~0x0000ff00) | (1 << 8); /* CS2wait */ |
496 | break; | 496 | break; |
497 | 497 | ||
498 | case CPUFREQ_NORMAL: | 498 | case CPUFREQ_NORMAL: |