summaryrefslogtreecommitdiff
path: root/firmware/target/mips/ingenic_x1000/x1000/lcd.h
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/target/mips/ingenic_x1000/x1000/lcd.h')
-rw-r--r--firmware/target/mips/ingenic_x1000/x1000/lcd.h446
1 files changed, 446 insertions, 0 deletions
diff --git a/firmware/target/mips/ingenic_x1000/x1000/lcd.h b/firmware/target/mips/ingenic_x1000/x1000/lcd.h
new file mode 100644
index 0000000000..d4c1fe1878
--- /dev/null
+++ b/firmware/target/mips/ingenic_x1000/x1000/lcd.h
@@ -0,0 +1,446 @@
1/***************************************************************************
2 * __________ __ ___.
3 * Open \______ \ ____ ____ | | _\_ |__ _______ ___
4 * Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
5 * Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
6 * Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
7 * \/ \/ \/ \/ \/
8 * This file was automatically generated by headergen, DO NOT EDIT it.
9 * headergen version: 3.0.0
10 * x1000 version: 1.0
11 * x1000 authors: Aidan MacDonald
12 *
13 * Copyright (C) 2015 by the authors
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License
17 * as published by the Free Software Foundation; either version 2
18 * of the License, or (at your option) any later version.
19 *
20 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
21 * KIND, either express or implied.
22 *
23 ****************************************************************************/
24#ifndef __HEADERGEN_LCD_H__
25#define __HEADERGEN_LCD_H__
26
27#include "macro.h"
28
29#define REG_LCD_CFG jz_reg(LCD_CFG)
30#define JA_LCD_CFG (0xb3050000 + 0x0)
31#define JT_LCD_CFG JIO_32_RW
32#define JN_LCD_CFG LCD_CFG
33#define JI_LCD_CFG
34#define BP_LCD_CFG_INVDAT 17
35#define BM_LCD_CFG_INVDAT 0x20000
36#define BF_LCD_CFG_INVDAT(v) (((v) & 0x1) << 17)
37#define BFM_LCD_CFG_INVDAT(v) BM_LCD_CFG_INVDAT
38#define BF_LCD_CFG_INVDAT_V(e) BF_LCD_CFG_INVDAT(BV_LCD_CFG_INVDAT__##e)
39#define BFM_LCD_CFG_INVDAT_V(v) BM_LCD_CFG_INVDAT
40
41#define REG_LCD_CTRL jz_reg(LCD_CTRL)
42#define JA_LCD_CTRL (0xb3050000 + 0x30)
43#define JT_LCD_CTRL JIO_32_RW
44#define JN_LCD_CTRL LCD_CTRL
45#define JI_LCD_CTRL
46#define BP_LCD_CTRL_BURST 28
47#define BM_LCD_CTRL_BURST 0x70000000
48#define BV_LCD_CTRL_BURST__4WORD 0x0
49#define BV_LCD_CTRL_BURST__8WORD 0x1
50#define BV_LCD_CTRL_BURST__16WORD 0x2
51#define BV_LCD_CTRL_BURST__32WORD 0x3
52#define BV_LCD_CTRL_BURST__64WORD 0x4
53#define BF_LCD_CTRL_BURST(v) (((v) & 0x7) << 28)
54#define BFM_LCD_CTRL_BURST(v) BM_LCD_CTRL_BURST
55#define BF_LCD_CTRL_BURST_V(e) BF_LCD_CTRL_BURST(BV_LCD_CTRL_BURST__##e)
56#define BFM_LCD_CTRL_BURST_V(v) BM_LCD_CTRL_BURST
57#define BP_LCD_CTRL_BPP 0
58#define BM_LCD_CTRL_BPP 0x7
59#define BV_LCD_CTRL_BPP__15BIT_OR_16BIT 0x4
60#define BV_LCD_CTRL_BPP__18BIT_OR_24BIT 0x5
61#define BV_LCD_CTRL_BPP__24BIT_COMPRESSED 0x6
62#define BV_LCD_CTRL_BPP__30BIT 0x7
63#define BF_LCD_CTRL_BPP(v) (((v) & 0x7) << 0)
64#define BFM_LCD_CTRL_BPP(v) BM_LCD_CTRL_BPP
65#define BF_LCD_CTRL_BPP_V(e) BF_LCD_CTRL_BPP(BV_LCD_CTRL_BPP__##e)
66#define BFM_LCD_CTRL_BPP_V(v) BM_LCD_CTRL_BPP
67#define BP_LCD_CTRL_EOFM 13
68#define BM_LCD_CTRL_EOFM 0x2000
69#define BF_LCD_CTRL_EOFM(v) (((v) & 0x1) << 13)
70#define BFM_LCD_CTRL_EOFM(v) BM_LCD_CTRL_EOFM
71#define BF_LCD_CTRL_EOFM_V(e) BF_LCD_CTRL_EOFM(BV_LCD_CTRL_EOFM__##e)
72#define BFM_LCD_CTRL_EOFM_V(v) BM_LCD_CTRL_EOFM
73#define BP_LCD_CTRL_SOFM 12
74#define BM_LCD_CTRL_SOFM 0x1000
75#define BF_LCD_CTRL_SOFM(v) (((v) & 0x1) << 12)
76#define BFM_LCD_CTRL_SOFM(v) BM_LCD_CTRL_SOFM
77#define BF_LCD_CTRL_SOFM_V(e) BF_LCD_CTRL_SOFM(BV_LCD_CTRL_SOFM__##e)
78#define BFM_LCD_CTRL_SOFM_V(v) BM_LCD_CTRL_SOFM
79#define BP_LCD_CTRL_IFUM 10
80#define BM_LCD_CTRL_IFUM 0x400
81#define BF_LCD_CTRL_IFUM(v) (((v) & 0x1) << 10)
82#define BFM_LCD_CTRL_IFUM(v) BM_LCD_CTRL_IFUM
83#define BF_LCD_CTRL_IFUM_V(e) BF_LCD_CTRL_IFUM(BV_LCD_CTRL_IFUM__##e)
84#define BFM_LCD_CTRL_IFUM_V(v) BM_LCD_CTRL_IFUM
85#define BP_LCD_CTRL_QDM 7
86#define BM_LCD_CTRL_QDM 0x80
87#define BF_LCD_CTRL_QDM(v) (((v) & 0x1) << 7)
88#define BFM_LCD_CTRL_QDM(v) BM_LCD_CTRL_QDM
89#define BF_LCD_CTRL_QDM_V(e) BF_LCD_CTRL_QDM(BV_LCD_CTRL_QDM__##e)
90#define BFM_LCD_CTRL_QDM_V(v) BM_LCD_CTRL_QDM
91#define BP_LCD_CTRL_BEDN 6
92#define BM_LCD_CTRL_BEDN 0x40
93#define BF_LCD_CTRL_BEDN(v) (((v) & 0x1) << 6)
94#define BFM_LCD_CTRL_BEDN(v) BM_LCD_CTRL_BEDN
95#define BF_LCD_CTRL_BEDN_V(e) BF_LCD_CTRL_BEDN(BV_LCD_CTRL_BEDN__##e)
96#define BFM_LCD_CTRL_BEDN_V(v) BM_LCD_CTRL_BEDN
97#define BP_LCD_CTRL_PEDN 5
98#define BM_LCD_CTRL_PEDN 0x20
99#define BF_LCD_CTRL_PEDN(v) (((v) & 0x1) << 5)
100#define BFM_LCD_CTRL_PEDN(v) BM_LCD_CTRL_PEDN
101#define BF_LCD_CTRL_PEDN_V(e) BF_LCD_CTRL_PEDN(BV_LCD_CTRL_PEDN__##e)
102#define BFM_LCD_CTRL_PEDN_V(v) BM_LCD_CTRL_PEDN
103#define BP_LCD_CTRL_ENABLE 3
104#define BM_LCD_CTRL_ENABLE 0x8
105#define BF_LCD_CTRL_ENABLE(v) (((v) & 0x1) << 3)
106#define BFM_LCD_CTRL_ENABLE(v) BM_LCD_CTRL_ENABLE
107#define BF_LCD_CTRL_ENABLE_V(e) BF_LCD_CTRL_ENABLE(BV_LCD_CTRL_ENABLE__##e)
108#define BFM_LCD_CTRL_ENABLE_V(v) BM_LCD_CTRL_ENABLE
109
110#define REG_LCD_STATE jz_reg(LCD_STATE)
111#define JA_LCD_STATE (0xb3050000 + 0x34)
112#define JT_LCD_STATE JIO_32_RW
113#define JN_LCD_STATE LCD_STATE
114#define JI_LCD_STATE
115#define BP_LCD_STATE_QD 7
116#define BM_LCD_STATE_QD 0x80
117#define BF_LCD_STATE_QD(v) (((v) & 0x1) << 7)
118#define BFM_LCD_STATE_QD(v) BM_LCD_STATE_QD
119#define BF_LCD_STATE_QD_V(e) BF_LCD_STATE_QD(BV_LCD_STATE_QD__##e)
120#define BFM_LCD_STATE_QD_V(v) BM_LCD_STATE_QD
121#define BP_LCD_STATE_EOF 5
122#define BM_LCD_STATE_EOF 0x20
123#define BF_LCD_STATE_EOF(v) (((v) & 0x1) << 5)
124#define BFM_LCD_STATE_EOF(v) BM_LCD_STATE_EOF
125#define BF_LCD_STATE_EOF_V(e) BF_LCD_STATE_EOF(BV_LCD_STATE_EOF__##e)
126#define BFM_LCD_STATE_EOF_V(v) BM_LCD_STATE_EOF
127#define BP_LCD_STATE_SOF 4
128#define BM_LCD_STATE_SOF 0x10
129#define BF_LCD_STATE_SOF(v) (((v) & 0x1) << 4)
130#define BFM_LCD_STATE_SOF(v) BM_LCD_STATE_SOF
131#define BF_LCD_STATE_SOF_V(e) BF_LCD_STATE_SOF(BV_LCD_STATE_SOF__##e)
132#define BFM_LCD_STATE_SOF_V(v) BM_LCD_STATE_SOF
133#define BP_LCD_STATE_IFU 2
134#define BM_LCD_STATE_IFU 0x4
135#define BF_LCD_STATE_IFU(v) (((v) & 0x1) << 2)
136#define BFM_LCD_STATE_IFU(v) BM_LCD_STATE_IFU
137#define BF_LCD_STATE_IFU_V(e) BF_LCD_STATE_IFU(BV_LCD_STATE_IFU__##e)
138#define BFM_LCD_STATE_IFU_V(v) BM_LCD_STATE_IFU
139
140#define REG_LCD_OSDCTRL jz_reg(LCD_OSDCTRL)
141#define JA_LCD_OSDCTRL (0xb3050000 + 0x104)
142#define JT_LCD_OSDCTRL JIO_32_RW
143#define JN_LCD_OSDCTRL LCD_OSDCTRL
144#define JI_LCD_OSDCTRL
145
146#define REG_LCD_BGC jz_reg(LCD_BGC)
147#define JA_LCD_BGC (0xb3050000 + 0x10c)
148#define JT_LCD_BGC JIO_32_RW
149#define JN_LCD_BGC LCD_BGC
150#define JI_LCD_BGC
151
152#define REG_LCD_DAH jz_reg(LCD_DAH)
153#define JA_LCD_DAH (0xb3050000 + 0x10)
154#define JT_LCD_DAH JIO_32_RW
155#define JN_LCD_DAH LCD_DAH
156#define JI_LCD_DAH
157
158#define REG_LCD_DAV jz_reg(LCD_DAV)
159#define JA_LCD_DAV (0xb3050000 + 0x14)
160#define JT_LCD_DAV JIO_32_RW
161#define JN_LCD_DAV LCD_DAV
162#define JI_LCD_DAV
163
164#define REG_LCD_VAT jz_reg(LCD_VAT)
165#define JA_LCD_VAT (0xb3050000 + 0xc)
166#define JT_LCD_VAT JIO_32_RW
167#define JN_LCD_VAT LCD_VAT
168#define JI_LCD_VAT
169
170#define REG_LCD_VSYNC jz_reg(LCD_VSYNC)
171#define JA_LCD_VSYNC (0xb3050000 + 0x4)
172#define JT_LCD_VSYNC JIO_32_RW
173#define JN_LCD_VSYNC LCD_VSYNC
174#define JI_LCD_VSYNC
175
176#define REG_LCD_HSYNC jz_reg(LCD_HSYNC)
177#define JA_LCD_HSYNC (0xb3050000 + 0x8)
178#define JT_LCD_HSYNC JIO_32_RW
179#define JN_LCD_HSYNC LCD_HSYNC
180#define JI_LCD_HSYNC
181
182#define REG_LCD_IID jz_reg(LCD_IID)
183#define JA_LCD_IID (0xb3050000 + 0x38)
184#define JT_LCD_IID JIO_32_RW
185#define JN_LCD_IID LCD_IID
186#define JI_LCD_IID
187
188#define REG_LCD_DA jz_reg(LCD_DA)
189#define JA_LCD_DA (0xb3050000 + 0x40)
190#define JT_LCD_DA JIO_32_RW
191#define JN_LCD_DA LCD_DA
192#define JI_LCD_DA
193
194#define REG_LCD_MCFG jz_reg(LCD_MCFG)
195#define JA_LCD_MCFG (0xb3050000 + 0xa0)
196#define JT_LCD_MCFG JIO_32_RW
197#define JN_LCD_MCFG LCD_MCFG
198#define JI_LCD_MCFG
199#define BP_LCD_MCFG_CWIDTH 8
200#define BM_LCD_MCFG_CWIDTH 0x300
201#define BV_LCD_MCFG_CWIDTH__16BIT_OR_9BIT 0x0
202#define BV_LCD_MCFG_CWIDTH__8BIT 0x1
203#define BV_LCD_MCFG_CWIDTH__18BIT 0x2
204#define BV_LCD_MCFG_CWIDTH__24BIT 0x3
205#define BF_LCD_MCFG_CWIDTH(v) (((v) & 0x3) << 8)
206#define BFM_LCD_MCFG_CWIDTH(v) BM_LCD_MCFG_CWIDTH
207#define BF_LCD_MCFG_CWIDTH_V(e) BF_LCD_MCFG_CWIDTH(BV_LCD_MCFG_CWIDTH__##e)
208#define BFM_LCD_MCFG_CWIDTH_V(v) BM_LCD_MCFG_CWIDTH
209
210#define REG_LCD_MCFG_NEW jz_reg(LCD_MCFG_NEW)
211#define JA_LCD_MCFG_NEW (0xb3050000 + 0xb8)
212#define JT_LCD_MCFG_NEW JIO_32_RW
213#define JN_LCD_MCFG_NEW LCD_MCFG_NEW
214#define JI_LCD_MCFG_NEW
215#define BP_LCD_MCFG_NEW_DWIDTH 13
216#define BM_LCD_MCFG_NEW_DWIDTH 0xe000
217#define BV_LCD_MCFG_NEW_DWIDTH__8BIT 0x0
218#define BV_LCD_MCFG_NEW_DWIDTH__9BIT 0x1
219#define BV_LCD_MCFG_NEW_DWIDTH__16BIT 0x2
220#define BV_LCD_MCFG_NEW_DWIDTH__18BIT 0x3
221#define BV_LCD_MCFG_NEW_DWIDTH__24BIT 0x4
222#define BF_LCD_MCFG_NEW_DWIDTH(v) (((v) & 0x7) << 13)
223#define BFM_LCD_MCFG_NEW_DWIDTH(v) BM_LCD_MCFG_NEW_DWIDTH
224#define BF_LCD_MCFG_NEW_DWIDTH_V(e) BF_LCD_MCFG_NEW_DWIDTH(BV_LCD_MCFG_NEW_DWIDTH__##e)
225#define BFM_LCD_MCFG_NEW_DWIDTH_V(v) BM_LCD_MCFG_NEW_DWIDTH
226#define BP_LCD_MCFG_NEW_DTIMES 8
227#define BM_LCD_MCFG_NEW_DTIMES 0x300
228#define BV_LCD_MCFG_NEW_DTIMES__1TIME 0x0
229#define BV_LCD_MCFG_NEW_DTIMES__2TIME 0x1
230#define BV_LCD_MCFG_NEW_DTIMES__3TIME 0x2
231#define BF_LCD_MCFG_NEW_DTIMES(v) (((v) & 0x3) << 8)
232#define BFM_LCD_MCFG_NEW_DTIMES(v) BM_LCD_MCFG_NEW_DTIMES
233#define BF_LCD_MCFG_NEW_DTIMES_V(e) BF_LCD_MCFG_NEW_DTIMES(BV_LCD_MCFG_NEW_DTIMES__##e)
234#define BFM_LCD_MCFG_NEW_DTIMES_V(v) BM_LCD_MCFG_NEW_DTIMES
235#define BP_LCD_MCFG_NEW_6800_MODE 11
236#define BM_LCD_MCFG_NEW_6800_MODE 0x800
237#define BF_LCD_MCFG_NEW_6800_MODE(v) (((v) & 0x1) << 11)
238#define BFM_LCD_MCFG_NEW_6800_MODE(v) BM_LCD_MCFG_NEW_6800_MODE
239#define BF_LCD_MCFG_NEW_6800_MODE_V(e) BF_LCD_MCFG_NEW_6800_MODE(BV_LCD_MCFG_NEW_6800_MODE__##e)
240#define BFM_LCD_MCFG_NEW_6800_MODE_V(v) BM_LCD_MCFG_NEW_6800_MODE
241#define BP_LCD_MCFG_NEW_CMD_9BIT 10
242#define BM_LCD_MCFG_NEW_CMD_9BIT 0x400
243#define BF_LCD_MCFG_NEW_CMD_9BIT(v) (((v) & 0x1) << 10)
244#define BFM_LCD_MCFG_NEW_CMD_9BIT(v) BM_LCD_MCFG_NEW_CMD_9BIT
245#define BF_LCD_MCFG_NEW_CMD_9BIT_V(e) BF_LCD_MCFG_NEW_CMD_9BIT(BV_LCD_MCFG_NEW_CMD_9BIT__##e)
246#define BFM_LCD_MCFG_NEW_CMD_9BIT_V(v) BM_LCD_MCFG_NEW_CMD_9BIT
247#define BP_LCD_MCFG_NEW_CSPLY 5
248#define BM_LCD_MCFG_NEW_CSPLY 0x20
249#define BF_LCD_MCFG_NEW_CSPLY(v) (((v) & 0x1) << 5)
250#define BFM_LCD_MCFG_NEW_CSPLY(v) BM_LCD_MCFG_NEW_CSPLY
251#define BF_LCD_MCFG_NEW_CSPLY_V(e) BF_LCD_MCFG_NEW_CSPLY(BV_LCD_MCFG_NEW_CSPLY__##e)
252#define BFM_LCD_MCFG_NEW_CSPLY_V(v) BM_LCD_MCFG_NEW_CSPLY
253#define BP_LCD_MCFG_NEW_RSPLY 4
254#define BM_LCD_MCFG_NEW_RSPLY 0x10
255#define BF_LCD_MCFG_NEW_RSPLY(v) (((v) & 0x1) << 4)
256#define BFM_LCD_MCFG_NEW_RSPLY(v) BM_LCD_MCFG_NEW_RSPLY
257#define BF_LCD_MCFG_NEW_RSPLY_V(e) BF_LCD_MCFG_NEW_RSPLY(BV_LCD_MCFG_NEW_RSPLY__##e)
258#define BFM_LCD_MCFG_NEW_RSPLY_V(v) BM_LCD_MCFG_NEW_RSPLY
259#define BP_LCD_MCFG_NEW_CLKPLY 3
260#define BM_LCD_MCFG_NEW_CLKPLY 0x8
261#define BF_LCD_MCFG_NEW_CLKPLY(v) (((v) & 0x1) << 3)
262#define BFM_LCD_MCFG_NEW_CLKPLY(v) BM_LCD_MCFG_NEW_CLKPLY
263#define BF_LCD_MCFG_NEW_CLKPLY_V(e) BF_LCD_MCFG_NEW_CLKPLY(BV_LCD_MCFG_NEW_CLKPLY__##e)
264#define BFM_LCD_MCFG_NEW_CLKPLY_V(v) BM_LCD_MCFG_NEW_CLKPLY
265#define BP_LCD_MCFG_NEW_DTYPE 2
266#define BM_LCD_MCFG_NEW_DTYPE 0x4
267#define BV_LCD_MCFG_NEW_DTYPE__SERIAL 0x1
268#define BV_LCD_MCFG_NEW_DTYPE__PARALLEL 0x0
269#define BF_LCD_MCFG_NEW_DTYPE(v) (((v) & 0x1) << 2)
270#define BFM_LCD_MCFG_NEW_DTYPE(v) BM_LCD_MCFG_NEW_DTYPE
271#define BF_LCD_MCFG_NEW_DTYPE_V(e) BF_LCD_MCFG_NEW_DTYPE(BV_LCD_MCFG_NEW_DTYPE__##e)
272#define BFM_LCD_MCFG_NEW_DTYPE_V(v) BM_LCD_MCFG_NEW_DTYPE
273#define BP_LCD_MCFG_NEW_CTYPE 1
274#define BM_LCD_MCFG_NEW_CTYPE 0x2
275#define BV_LCD_MCFG_NEW_CTYPE__SERIAL 0x1
276#define BV_LCD_MCFG_NEW_CTYPE__PARALLEL 0x0
277#define BF_LCD_MCFG_NEW_CTYPE(v) (((v) & 0x1) << 1)
278#define BFM_LCD_MCFG_NEW_CTYPE(v) BM_LCD_MCFG_NEW_CTYPE
279#define BF_LCD_MCFG_NEW_CTYPE_V(e) BF_LCD_MCFG_NEW_CTYPE(BV_LCD_MCFG_NEW_CTYPE__##e)
280#define BFM_LCD_MCFG_NEW_CTYPE_V(v) BM_LCD_MCFG_NEW_CTYPE
281#define BP_LCD_MCFG_NEW_FMT_CONV 0
282#define BM_LCD_MCFG_NEW_FMT_CONV 0x1
283#define BF_LCD_MCFG_NEW_FMT_CONV(v) (((v) & 0x1) << 0)
284#define BFM_LCD_MCFG_NEW_FMT_CONV(v) BM_LCD_MCFG_NEW_FMT_CONV
285#define BF_LCD_MCFG_NEW_FMT_CONV_V(e) BF_LCD_MCFG_NEW_FMT_CONV(BV_LCD_MCFG_NEW_FMT_CONV__##e)
286#define BFM_LCD_MCFG_NEW_FMT_CONV_V(v) BM_LCD_MCFG_NEW_FMT_CONV
287
288#define REG_LCD_MCTRL jz_reg(LCD_MCTRL)
289#define JA_LCD_MCTRL (0xb3050000 + 0xa4)
290#define JT_LCD_MCTRL JIO_32_RW
291#define JN_LCD_MCTRL LCD_MCTRL
292#define JI_LCD_MCTRL
293#define BP_LCD_MCTRL_NARROW_TE 10
294#define BM_LCD_MCTRL_NARROW_TE 0x400
295#define BF_LCD_MCTRL_NARROW_TE(v) (((v) & 0x1) << 10)
296#define BFM_LCD_MCTRL_NARROW_TE(v) BM_LCD_MCTRL_NARROW_TE
297#define BF_LCD_MCTRL_NARROW_TE_V(e) BF_LCD_MCTRL_NARROW_TE(BV_LCD_MCTRL_NARROW_TE__##e)
298#define BFM_LCD_MCTRL_NARROW_TE_V(v) BM_LCD_MCTRL_NARROW_TE
299#define BP_LCD_MCTRL_TE_INV 9
300#define BM_LCD_MCTRL_TE_INV 0x200
301#define BF_LCD_MCTRL_TE_INV(v) (((v) & 0x1) << 9)
302#define BFM_LCD_MCTRL_TE_INV(v) BM_LCD_MCTRL_TE_INV
303#define BF_LCD_MCTRL_TE_INV_V(e) BF_LCD_MCTRL_TE_INV(BV_LCD_MCTRL_TE_INV__##e)
304#define BFM_LCD_MCTRL_TE_INV_V(v) BM_LCD_MCTRL_TE_INV
305#define BP_LCD_MCTRL_NOT_USE_TE 8
306#define BM_LCD_MCTRL_NOT_USE_TE 0x100
307#define BF_LCD_MCTRL_NOT_USE_TE(v) (((v) & 0x1) << 8)
308#define BFM_LCD_MCTRL_NOT_USE_TE(v) BM_LCD_MCTRL_NOT_USE_TE
309#define BF_LCD_MCTRL_NOT_USE_TE_V(e) BF_LCD_MCTRL_NOT_USE_TE(BV_LCD_MCTRL_NOT_USE_TE__##e)
310#define BFM_LCD_MCTRL_NOT_USE_TE_V(v) BM_LCD_MCTRL_NOT_USE_TE
311#define BP_LCD_MCTRL_DCSI_SEL 7
312#define BM_LCD_MCTRL_DCSI_SEL 0x80
313#define BF_LCD_MCTRL_DCSI_SEL(v) (((v) & 0x1) << 7)
314#define BFM_LCD_MCTRL_DCSI_SEL(v) BM_LCD_MCTRL_DCSI_SEL
315#define BF_LCD_MCTRL_DCSI_SEL_V(e) BF_LCD_MCTRL_DCSI_SEL(BV_LCD_MCTRL_DCSI_SEL__##e)
316#define BFM_LCD_MCTRL_DCSI_SEL_V(v) BM_LCD_MCTRL_DCSI_SEL
317#define BP_LCD_MCTRL_MIPI_SLCD 6
318#define BM_LCD_MCTRL_MIPI_SLCD 0x40
319#define BF_LCD_MCTRL_MIPI_SLCD(v) (((v) & 0x1) << 6)
320#define BFM_LCD_MCTRL_MIPI_SLCD(v) BM_LCD_MCTRL_MIPI_SLCD
321#define BF_LCD_MCTRL_MIPI_SLCD_V(e) BF_LCD_MCTRL_MIPI_SLCD(BV_LCD_MCTRL_MIPI_SLCD__##e)
322#define BFM_LCD_MCTRL_MIPI_SLCD_V(v) BM_LCD_MCTRL_MIPI_SLCD
323#define BP_LCD_MCTRL_FAST_MODE 4
324#define BM_LCD_MCTRL_FAST_MODE 0x10
325#define BF_LCD_MCTRL_FAST_MODE(v) (((v) & 0x1) << 4)
326#define BFM_LCD_MCTRL_FAST_MODE(v) BM_LCD_MCTRL_FAST_MODE
327#define BF_LCD_MCTRL_FAST_MODE_V(e) BF_LCD_MCTRL_FAST_MODE(BV_LCD_MCTRL_FAST_MODE__##e)
328#define BFM_LCD_MCTRL_FAST_MODE_V(v) BM_LCD_MCTRL_FAST_MODE
329#define BP_LCD_MCTRL_GATE_MASK 3
330#define BM_LCD_MCTRL_GATE_MASK 0x8
331#define BF_LCD_MCTRL_GATE_MASK(v) (((v) & 0x1) << 3)
332#define BFM_LCD_MCTRL_GATE_MASK(v) BM_LCD_MCTRL_GATE_MASK
333#define BF_LCD_MCTRL_GATE_MASK_V(e) BF_LCD_MCTRL_GATE_MASK(BV_LCD_MCTRL_GATE_MASK__##e)
334#define BFM_LCD_MCTRL_GATE_MASK_V(v) BM_LCD_MCTRL_GATE_MASK
335#define BP_LCD_MCTRL_DMA_MODE 2
336#define BM_LCD_MCTRL_DMA_MODE 0x4
337#define BF_LCD_MCTRL_DMA_MODE(v) (((v) & 0x1) << 2)
338#define BFM_LCD_MCTRL_DMA_MODE(v) BM_LCD_MCTRL_DMA_MODE
339#define BF_LCD_MCTRL_DMA_MODE_V(e) BF_LCD_MCTRL_DMA_MODE(BV_LCD_MCTRL_DMA_MODE__##e)
340#define BFM_LCD_MCTRL_DMA_MODE_V(v) BM_LCD_MCTRL_DMA_MODE
341#define BP_LCD_MCTRL_DMA_START 1
342#define BM_LCD_MCTRL_DMA_START 0x2
343#define BF_LCD_MCTRL_DMA_START(v) (((v) & 0x1) << 1)
344#define BFM_LCD_MCTRL_DMA_START(v) BM_LCD_MCTRL_DMA_START
345#define BF_LCD_MCTRL_DMA_START_V(e) BF_LCD_MCTRL_DMA_START(BV_LCD_MCTRL_DMA_START__##e)
346#define BFM_LCD_MCTRL_DMA_START_V(v) BM_LCD_MCTRL_DMA_START
347#define BP_LCD_MCTRL_DMA_TX_EN 0
348#define BM_LCD_MCTRL_DMA_TX_EN 0x1
349#define BF_LCD_MCTRL_DMA_TX_EN(v) (((v) & 0x1) << 0)
350#define BFM_LCD_MCTRL_DMA_TX_EN(v) BM_LCD_MCTRL_DMA_TX_EN
351#define BF_LCD_MCTRL_DMA_TX_EN_V(e) BF_LCD_MCTRL_DMA_TX_EN(BV_LCD_MCTRL_DMA_TX_EN__##e)
352#define BFM_LCD_MCTRL_DMA_TX_EN_V(v) BM_LCD_MCTRL_DMA_TX_EN
353
354#define REG_LCD_MSTATE jz_reg(LCD_MSTATE)
355#define JA_LCD_MSTATE (0xb3050000 + 0xa8)
356#define JT_LCD_MSTATE JIO_32_RW
357#define JN_LCD_MSTATE LCD_MSTATE
358#define JI_LCD_MSTATE
359#define BP_LCD_MSTATE_LCD_ID 16
360#define BM_LCD_MSTATE_LCD_ID 0xffff0000
361#define BF_LCD_MSTATE_LCD_ID(v) (((v) & 0xffff) << 16)
362#define BFM_LCD_MSTATE_LCD_ID(v) BM_LCD_MSTATE_LCD_ID
363#define BF_LCD_MSTATE_LCD_ID_V(e) BF_LCD_MSTATE_LCD_ID(BV_LCD_MSTATE_LCD_ID__##e)
364#define BFM_LCD_MSTATE_LCD_ID_V(v) BM_LCD_MSTATE_LCD_ID
365#define BP_LCD_MSTATE_BUSY 0
366#define BM_LCD_MSTATE_BUSY 0x1
367#define BF_LCD_MSTATE_BUSY(v) (((v) & 0x1) << 0)
368#define BFM_LCD_MSTATE_BUSY(v) BM_LCD_MSTATE_BUSY
369#define BF_LCD_MSTATE_BUSY_V(e) BF_LCD_MSTATE_BUSY(BV_LCD_MSTATE_BUSY__##e)
370#define BFM_LCD_MSTATE_BUSY_V(v) BM_LCD_MSTATE_BUSY
371
372#define REG_LCD_MDATA jz_reg(LCD_MDATA)
373#define JA_LCD_MDATA (0xb3050000 + 0xac)
374#define JT_LCD_MDATA JIO_32_RW
375#define JN_LCD_MDATA LCD_MDATA
376#define JI_LCD_MDATA
377#define BP_LCD_MDATA_TYPE 30
378#define BM_LCD_MDATA_TYPE 0xc0000000
379#define BV_LCD_MDATA_TYPE__CMD 0x1
380#define BV_LCD_MDATA_TYPE__DAT 0x0
381#define BF_LCD_MDATA_TYPE(v) (((v) & 0x3) << 30)
382#define BFM_LCD_MDATA_TYPE(v) BM_LCD_MDATA_TYPE
383#define BF_LCD_MDATA_TYPE_V(e) BF_LCD_MDATA_TYPE(BV_LCD_MDATA_TYPE__##e)
384#define BFM_LCD_MDATA_TYPE_V(v) BM_LCD_MDATA_TYPE
385#define BP_LCD_MDATA_DATA 0
386#define BM_LCD_MDATA_DATA 0xffffff
387#define BF_LCD_MDATA_DATA(v) (((v) & 0xffffff) << 0)
388#define BFM_LCD_MDATA_DATA(v) BM_LCD_MDATA_DATA
389#define BF_LCD_MDATA_DATA_V(e) BF_LCD_MDATA_DATA(BV_LCD_MDATA_DATA__##e)
390#define BFM_LCD_MDATA_DATA_V(v) BM_LCD_MDATA_DATA
391
392#define REG_LCD_WTIME jz_reg(LCD_WTIME)
393#define JA_LCD_WTIME (0xb3050000 + 0xb0)
394#define JT_LCD_WTIME JIO_32_RW
395#define JN_LCD_WTIME LCD_WTIME
396#define JI_LCD_WTIME
397#define BP_LCD_WTIME_DHTIME 24
398#define BM_LCD_WTIME_DHTIME 0xff000000
399#define BF_LCD_WTIME_DHTIME(v) (((v) & 0xff) << 24)
400#define BFM_LCD_WTIME_DHTIME(v) BM_LCD_WTIME_DHTIME
401#define BF_LCD_WTIME_DHTIME_V(e) BF_LCD_WTIME_DHTIME(BV_LCD_WTIME_DHTIME__##e)
402#define BFM_LCD_WTIME_DHTIME_V(v) BM_LCD_WTIME_DHTIME
403#define BP_LCD_WTIME_DLTIME 16
404#define BM_LCD_WTIME_DLTIME 0xff0000
405#define BF_LCD_WTIME_DLTIME(v) (((v) & 0xff) << 16)
406#define BFM_LCD_WTIME_DLTIME(v) BM_LCD_WTIME_DLTIME
407#define BF_LCD_WTIME_DLTIME_V(e) BF_LCD_WTIME_DLTIME(BV_LCD_WTIME_DLTIME__##e)
408#define BFM_LCD_WTIME_DLTIME_V(v) BM_LCD_WTIME_DLTIME
409#define BP_LCD_WTIME_CHTIME 8
410#define BM_LCD_WTIME_CHTIME 0xff00
411#define BF_LCD_WTIME_CHTIME(v) (((v) & 0xff) << 8)
412#define BFM_LCD_WTIME_CHTIME(v) BM_LCD_WTIME_CHTIME
413#define BF_LCD_WTIME_CHTIME_V(e) BF_LCD_WTIME_CHTIME(BV_LCD_WTIME_CHTIME__##e)
414#define BFM_LCD_WTIME_CHTIME_V(v) BM_LCD_WTIME_CHTIME
415#define BP_LCD_WTIME_CLTIME 0
416#define BM_LCD_WTIME_CLTIME 0xff
417#define BF_LCD_WTIME_CLTIME(v) (((v) & 0xff) << 0)
418#define BFM_LCD_WTIME_CLTIME(v) BM_LCD_WTIME_CLTIME
419#define BF_LCD_WTIME_CLTIME_V(e) BF_LCD_WTIME_CLTIME(BV_LCD_WTIME_CLTIME__##e)
420#define BFM_LCD_WTIME_CLTIME_V(v) BM_LCD_WTIME_CLTIME
421
422#define REG_LCD_TASH jz_reg(LCD_TASH)
423#define JA_LCD_TASH (0xb3050000 + 0xb4)
424#define JT_LCD_TASH JIO_32_RW
425#define JN_LCD_TASH LCD_TASH
426#define JI_LCD_TASH
427#define BP_LCD_TASH_TAH 8
428#define BM_LCD_TASH_TAH 0xff00
429#define BF_LCD_TASH_TAH(v) (((v) & 0xff) << 8)
430#define BFM_LCD_TASH_TAH(v) BM_LCD_TASH_TAH
431#define BF_LCD_TASH_TAH_V(e) BF_LCD_TASH_TAH(BV_LCD_TASH_TAH__##e)
432#define BFM_LCD_TASH_TAH_V(v) BM_LCD_TASH_TAH
433#define BP_LCD_TASH_TAS 0
434#define BM_LCD_TASH_TAS 0xff
435#define BF_LCD_TASH_TAS(v) (((v) & 0xff) << 0)
436#define BFM_LCD_TASH_TAS(v) BM_LCD_TASH_TAS
437#define BF_LCD_TASH_TAS_V(e) BF_LCD_TASH_TAS(BV_LCD_TASH_TAS__##e)
438#define BFM_LCD_TASH_TAS_V(v) BM_LCD_TASH_TAS
439
440#define REG_LCD_SMWT jz_reg(LCD_SMWT)
441#define JA_LCD_SMWT (0xb3050000 + 0xbc)
442#define JT_LCD_SMWT JIO_32_RW
443#define JN_LCD_SMWT LCD_SMWT
444#define JI_LCD_SMWT
445
446#endif /* __HEADERGEN_LCD_H__*/