summaryrefslogtreecommitdiff
path: root/firmware/kernel.c
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/kernel.c')
-rw-r--r--firmware/kernel.c147
1 files changed, 3 insertions, 144 deletions
diff --git a/firmware/kernel.c b/firmware/kernel.c
index 70b3e03615..dc960b6e51 100644
--- a/firmware/kernel.c
+++ b/firmware/kernel.c
@@ -7,7 +7,7 @@
7 * \/ \/ \/ \/ \/ 7 * \/ \/ \/ \/ \/
8 * $Id$ 8 * $Id$
9 * 9 *
10 * Copyright (C) 2002 by Bjรถrn Stenberg 10 * Copyright (C) 2002 by Bjrn Stenberg
11 * 11 *
12 * This program is free software; you can redistribute it and/or 12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License 13 * modify it under the terms of the GNU General Public License
@@ -92,150 +92,9 @@ void kernel_init(void)
92} 92}
93 93
94/**************************************************************************** 94/****************************************************************************
95 * Timer tick 95 * Timer tick - Timer initialization and interrupt handler is defined at
96 * the target level.
96 ****************************************************************************/ 97 ****************************************************************************/
97#if CONFIG_CPU == SH7034
98void tick_start(unsigned int interval_in_ms)
99{
100 unsigned long count;
101
102 count = CPU_FREQ * interval_in_ms / 1000 / 8;
103
104 if(count > 0x10000)
105 {
106 panicf("Error! The tick interval is too long (%d ms)\n",
107 interval_in_ms);
108 return;
109 }
110
111 /* We are using timer 0 */
112
113 TSTR &= ~0x01; /* Stop the timer */
114 TSNC &= ~0x01; /* No synchronization */
115 TMDR &= ~0x01; /* Operate normally */
116
117 TCNT0 = 0; /* Start counting at 0 */
118 GRA0 = (unsigned short)(count - 1);
119 TCR0 = 0x23; /* Clear at GRA match, sysclock/8 */
120
121 /* Enable interrupt on level 1 */
122 IPRC = (IPRC & ~0x00f0) | 0x0010;
123
124 TSR0 &= ~0x01;
125 TIER0 = 0xf9; /* Enable GRA match interrupt */
126
127 TSTR |= 0x01; /* Start timer 1 */
128}
129
130void IMIA0(void) __attribute__ ((interrupt_handler));
131void IMIA0(void)
132{
133 /* Run through the list of tick tasks */
134 call_tick_tasks();
135
136 TSR0 &= ~0x01;
137}
138#elif defined(CPU_COLDFIRE)
139void tick_start(unsigned int interval_in_ms)
140{
141 unsigned long count;
142 int prescale;
143
144 count = CPU_FREQ/2 * interval_in_ms / 1000 / 16;
145
146 if(count > 0x10000)
147 {
148 panicf("Error! The tick interval is too long (%d ms)\n",
149 interval_in_ms);
150 return;
151 }
152
153 prescale = cpu_frequency / CPU_FREQ;
154 /* Note: The prescaler is later adjusted on-the-fly on CPU frequency
155 changes within timer.c */
156
157 /* We are using timer 0 */
158
159 TRR0 = (unsigned short)(count - 1); /* The reference count */
160 TCN0 = 0; /* reset the timer */
161 TMR0 = 0x001d | ((unsigned short)(prescale - 1) << 8);
162 /* restart, CLK/16, enabled, prescaler */
163
164 TER0 = 0xff; /* Clear all events */
165
166 ICR1 = 0x8c; /* Interrupt on level 3.0 */
167 IMR &= ~0x200;
168}
169
170void TIMER0(void) __attribute__ ((interrupt_handler));
171void TIMER0(void)
172{
173 /* Run through the list of tick tasks */
174 call_tick_tasks();
175
176 TER0 = 0xff; /* Clear all events */
177}
178
179#elif defined(CPU_PP)
180
181#ifndef BOOTLOADER
182void TIMER1(void)
183{
184 /* Run through the list of tick tasks (using main core) */
185 TIMER1_VAL; /* Read value to ack IRQ */
186
187 /* Run through the list of tick tasks using main CPU core -
188 wake up the COP through its control interface to provide pulse */
189 call_tick_tasks();
190
191#if NUM_CORES > 1
192 /* Pulse the COP */
193 core_wake(COP);
194#endif /* NUM_CORES */
195}
196#endif
197
198/* Must be last function called init kernel/thread initialization */
199void tick_start(unsigned int interval_in_ms)
200{
201#ifndef BOOTLOADER
202 TIMER1_CFG = 0x0;
203 TIMER1_VAL;
204 /* enable timer */
205 TIMER1_CFG = 0xc0000000 | (interval_in_ms*1000 - 1);
206 /* unmask interrupt source */
207 CPU_INT_EN = TIMER1_MASK;
208#else
209 /* We don't enable interrupts in the bootloader */
210 (void)interval_in_ms;
211#endif
212}
213
214#elif CONFIG_CPU == PNX0101
215
216void timer_handler(void)
217{
218 /* Run through the list of tick tasks */
219 call_tick_tasks();
220
221 TIMER0.clr = 0;
222}
223
224void tick_start(unsigned int interval_in_ms)
225{
226 TIMER0.ctrl &= ~0x80; /* Disable the counter */
227 TIMER0.ctrl |= 0x40; /* Reload after counting down to zero */
228 TIMER0.load = 3000000 * interval_in_ms / 1000;
229 TIMER0.ctrl &= ~0xc; /* No prescaler */
230 TIMER0.clr = 1; /* Clear the interrupt request */
231
232 irq_set_int_handler(IRQ_TIMER0, timer_handler);
233 irq_enable_int(IRQ_TIMER0);
234
235 TIMER0.ctrl |= 0x80; /* Enable the counter */
236}
237#endif
238
239int tick_add_task(void (*f)(void)) 98int tick_add_task(void (*f)(void))
240{ 99{
241 int oldlevel = disable_irq_save(); 100 int oldlevel = disable_irq_save();