summaryrefslogtreecommitdiff
path: root/firmware/export
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/export')
-rw-r--r--firmware/export/config/ipodnano2g.h7
-rw-r--r--firmware/export/s5l8700.h21
2 files changed, 24 insertions, 4 deletions
diff --git a/firmware/export/config/ipodnano2g.h b/firmware/export/config/ipodnano2g.h
index 8e8f40f56c..aeff6aeda1 100644
--- a/firmware/export/config/ipodnano2g.h
+++ b/firmware/export/config/ipodnano2g.h
@@ -221,12 +221,15 @@
221#define DEFAULT_BRIGHTNESS_SETTING 0x20 221#define DEFAULT_BRIGHTNESS_SETTING 0x20
222 222
223/* USB defines */ 223/* USB defines */
224#define CONFIG_USBOTG USBOTG_DESIGNWARE
225#define USB_DW_CLOCK 0
226#define USB_DW_TURNAROUND 5
227/* logf() over USB serial (http://www.rockbox.org/wiki/PortalPlayerUsb) */
228//#define USB_ENABLE_SERIAL
224#define HAVE_USBSTACK 229#define HAVE_USBSTACK
225#define HAVE_USB_HID_MOUSE 230#define HAVE_USB_HID_MOUSE
226#define CONFIG_USBOTG USBOTG_S3C6400X
227#define USB_VENDOR_ID 0x05AC 231#define USB_VENDOR_ID 0x05AC
228#define USB_PRODUCT_ID 0x1260 232#define USB_PRODUCT_ID 0x1260
229#define USB_NUM_ENDPOINTS 6
230#define USB_DEVBSS_ATTR __attribute__((aligned(16))) 233#define USB_DEVBSS_ATTR __attribute__((aligned(16)))
231 234
232/* Define this if you can switch on/off the accessory power supply */ 235/* Define this if you can switch on/off the accessory power supply */
diff --git a/firmware/export/s5l8700.h b/firmware/export/s5l8700.h
index 3444919bc3..b559992c6a 100644
--- a/firmware/export/s5l8700.h
+++ b/firmware/export/s5l8700.h
@@ -788,7 +788,24 @@
788/* Synopsys OTG - S5L8701 only */ 788/* Synopsys OTG - S5L8701 only */
789#define OTGBASE 0x38800000 789#define OTGBASE 0x38800000
790#define PHYBASE 0x3C400000 790#define PHYBASE 0x3C400000
791#define SYNOPSYSOTG_CLOCK 0 791
792#define SYNOPSYSOTG_AHBCFG (GAHBCFG_dma_enable | (GAHBCFG_INT_DMA_BURST_INCR4 << GAHBCFG_hburstlen_bitp) | GAHBCFG_glblintrmsk) 792/* OTG PHY control registers */
793#define OPHYPWR (*((uint32_t volatile*)(PHYBASE + 0x000)))
794#define OPHYCLK (*((uint32_t volatile*)(PHYBASE + 0x004)))
795#define ORSTCON (*((uint32_t volatile*)(PHYBASE + 0x008)))
796#define OPHYUNK3 (*((uint32_t volatile*)(PHYBASE + 0x018)))
797#define OPHYUNK1 (*((uint32_t volatile*)(PHYBASE + 0x01c)))
798#define OPHYUNK2 (*((uint32_t volatile*)(PHYBASE + 0x044)))
799
800/* 7 available EPs (0b00000000011101010000000001101011), 6 used */
801#define USB_NUM_ENDPOINTS 6
802
803/* Define this if the DWC implemented on this SoC does not support
804 dedicated FIFOs. */
805#define USB_DW_SHARED_FIFO
806
807/* Define this if the DWC implemented on this SoC does not support
808 DMA or you want to disable it. */
809// #define USB_DW_ARCH_SLAVE
793 810
794#endif /* CONFIG_CPU==S5L8701 */ 811#endif /* CONFIG_CPU==S5L8701 */