summaryrefslogtreecommitdiff
path: root/firmware/export/usb-s3c6400x.h
diff options
context:
space:
mode:
Diffstat (limited to 'firmware/export/usb-s3c6400x.h')
-rw-r--r--firmware/export/usb-s3c6400x.h37
1 files changed, 37 insertions, 0 deletions
diff --git a/firmware/export/usb-s3c6400x.h b/firmware/export/usb-s3c6400x.h
index 165ab4e461..55d9b8c93c 100644
--- a/firmware/export/usb-s3c6400x.h
+++ b/firmware/export/usb-s3c6400x.h
@@ -491,4 +491,41 @@
491/* Power and Clock Gating Register */ 491/* Power and Clock Gating Register */
492#define PCGCCTL (*((uint32_t volatile*)(OTGBASE + 0xE00))) 492#define PCGCCTL (*((uint32_t volatile*)(OTGBASE + 0xE00)))
493 493
494/** User HW Config1 Register */
495#define GHWCFG1 (*((uint32_t volatile*)(OTGBASE + 0x044)))
496#define GHWCFG1_epdir_bitp(ep) (2 * (ep))
497#define GHWCFG1_epdir_bits 0x3
498#define GHWCFG1_EPDIR_BIDIR 0
499#define GHWCFG1_EPDIR_IN 1
500#define GHWCFG1_EPDIR_OUT 2
501
502/** User HW Config2 Register */
503#define GHWCFG2 (*((uint32_t volatile*)(OTGBASE + 0x048)))
504#define GHWCFG2_arch_bitp 3 /** Architecture */
505#define GHWCFG2_arch_bits 0x3
506#define GHWCFG2_hs_phy_type_bitp 6 /** High speed PHY type */
507#define GHWCFG2_hs_phy_type_bits 0x3
508#define GHWCFG2_fs_phy_type_bitp 8 /** Full speed PHY type */
509#define GHWCFG2_fs_phy_type_bits 0x3
510#define GHWCFG2_num_ep_bitp 10 /** Number of endpoints */
511#define GHWCFG2_num_ep_bits 0xf
512#define GHWCFG2_dyn_fifo (1 << 19) /** Dynamic FIFO */
513/* For GHWCFG2_HS_PHY_TYPE and GHWCFG2_FS_PHY_TYPE */
514#define GHWCFG2_PHY_TYPE_UNSUPPORTED 0
515#define GHWCFG2_PHY_TYPE_UTMI 1
516#define GHWCFG2_ARCH_INTERNAL_DMA 2
517
518/** User HW Config3 Register */
519#define GHWCFG3 (*((uint32_t volatile*)(OTGBASE + 0x04C)))
520#define GHWCFG3_dfifo_len_bitp 16 /** Total fifo size */
521#define GHWCFG3_dfifo_len_bits 0xffff
522
523/** User HW Config4 Register */
524#define GHWCFG4 (*((uint32_t volatile*)(OTGBASE + 0x050)))
525#define GHWCFG4_utmi_phy_data_width_bitp 14 /** UTMI+ data bus width */
526#define GHWCFG4_utmi_phy_data_width_bits 0x3
527#define GHWCFG4_ded_fifo_en (1 << 25) /** Dedicated Tx FIFOs */
528#define GHWCFG4_num_in_ep_bitp 26 /** Number of IN endpoints */
529#define GHWCFG4_num_in_ep_bits 0xf
530
494#endif /* USB_S3C6400X_H */ 531#endif /* USB_S3C6400X_H */