summaryrefslogtreecommitdiff
path: root/firmware
diff options
context:
space:
mode:
authorRafaël Carré <rafael.carre@gmail.com>2010-04-03 07:48:59 +0000
committerRafaël Carré <rafael.carre@gmail.com>2010-04-03 07:48:59 +0000
commit40849cbeb02ad2557b0e26948f3c0d0a7c1f1453 (patch)
treef0a747338821cc03ba7a99574d46efd707342bdb /firmware
parent1c67444ed3b4bfb6abc189f7e14dff8c615005b7 (diff)
downloadrockbox-40849cbeb02ad2557b0e26948f3c0d0a7c1f1453.tar.gz
rockbox-40849cbeb02ad2557b0e26948f3c0d0a7c1f1453.zip
Clipv2/Clip+: lower DEFAULT/NORMAL frequency from 60MHz to 24MHz
1 more hour of battery life measured on Clip+ : 16h30 with mp3 @192kbps Fuzev2 frequency isn't changed because the scrollwheel is less responsive below 60MHz git-svn-id: svn://svn.rockbox.org/rockbox/trunk@25448 a1c6a512-1295-4272-9138-f99709370657
Diffstat (limited to 'firmware')
-rw-r--r--firmware/target/arm/as3525/clock-target.h13
1 files changed, 13 insertions, 0 deletions
diff --git a/firmware/target/arm/as3525/clock-target.h b/firmware/target/arm/as3525/clock-target.h
index aace5eb620..282f6adda0 100644
--- a/firmware/target/arm/as3525/clock-target.h
+++ b/firmware/target/arm/as3525/clock-target.h
@@ -118,8 +118,21 @@
118 118
119/* Tell the software what frequencies we're running */ 119/* Tell the software what frequencies we're running */
120#define CPUFREQ_MAX AS3525_FCLK_FREQ 120#define CPUFREQ_MAX AS3525_FCLK_FREQ
121
122#if CONFIG_CPU == AS3525
121#define CPUFREQ_DEFAULT AS3525_PCLK_FREQ 123#define CPUFREQ_DEFAULT AS3525_PCLK_FREQ
122#define CPUFREQ_NORMAL AS3525_PCLK_FREQ 124#define CPUFREQ_NORMAL AS3525_PCLK_FREQ
125#else
126/* On as3525v2, pclk & fclk are not bound */
127#ifdef SANSA_FUZEV2
128 /* scrollwheel is much less responsive under 60MHz */
129#define CPUFREQ_DEFAULT 60000000
130#define CPUFREQ_NORMAL 60000000
131#else
132#define CPUFREQ_DEFAULT 24000000
133#define CPUFREQ_NORMAL 24000000
134#endif /* SANSA_FUZEV2 */
135#endif /* CONFIG_CPU == AS3525 */
123 136
124/* FCLK */ 137/* FCLK */
125#define AS3525_FCLK_SEL AS3525_CLK_PLLA 138#define AS3525_FCLK_SEL AS3525_CLK_PLLA